Hisano, S.; Brokaw, A.P.; Granoff, N.R.; A complete single supply dual 18-bit audio DAC Consumer Electronics, IEEE Transactions on , vol.: 37 , Issue: 3 , Aug. 1991 pp.: 697-701.* |
A. Cremonesi, et al., “An 8-bit Two-Step Flash A/D Converter for Video Application”, IEEE Digest of CICC, pp. 6.3.1-6.3.4.* |
Kawana, K. et al., “An Efficient Logic Block Interconnect Architecture for User-Reprogrammable Gate Array,” IEEE 1990 Custo Integrated Circuits Conf., May 1990, CH2860-5/90/0000-0164, pp. 31.3.1 to 31.3.4.* |
Levitt, K.; Kautz, W.;Cellular arrays for the parallel implementation of binary error-correcting codes Information Theory, IEEE Transactions on , vol.: 15 , Issue: 5 , Sep. 1969.pp.: 597-607.* |
Satoh, H. et al., “A 209-K-Transitor ECL Gate Array with RAM,” IEEE Jor. Solid-State Circuits, vol. 24, No. 5, Oct. 1989, pp. 1275-1279.* |
T.C. Ong, et al., “The EEPROM as an Analog Memory Device”, IEEE Trans. On. Electron Devices, vol. 36, No. 9, Sep. 1989. |