The invention relates to a memory subsystem and in particular, to a memory subsystem that provides segment level sparing.
Computer memory subsystems have evolved over the years, but continue to retain many consistent attributes. Computer memory subsystems from the early 1980's, such as the one disclosed in U.S. Pat. No. 4,475,194 to LaVallee et al., of common assignment herewith, included a memory controller, a memory assembly (contemporarily called a basic storage module (BSM) by the inventors) with array devices, buffers, terminators and ancillary timing and control functions, as well as several point-to-point busses to permit each memory assembly to communicate with the memory controller via its own point-to-point address and data bus. FIG. 1 depicts an example of this early 1980 computer memory subsystem with two BSMs, a memory controller, a maintenance console, and point-to-point address and data busses connecting the BSMs and the memory controller.
FIG. 2, from U.S. Pat. No. 5,513,135 to Dell et al., of common assignment herewith, depicts an early synchronous memory module, which includes synchronous dynamic random access memories (DRAMs) 8, buffer devices 12, an optimized pincount, an interconnect and a capacitive decoupling method to facilitate operation. The patent also describes the use of clock re-drive on the module, using such devices as phase lock loops (PLLs).
FIG. 3, from U.S. Pat. No. 6,510,100 to Grundon et al., of common assignment herewith, depicts a simplified diagram and description of a memory subsystem 10 that includes up to four registered dual inline memory modules (DIMMs) 40 on a traditional multi-drop stub bus channel. The subsystem includes a memory controller 20, an external clock buffer 30, registered DIMMs 40, address bus 50, control bus 60 and a data bus 70 with terminators 95 on the address bus 50 and data bus 70.
As shown in
FIG. 6, from U.S. Pat. No. 4,723,120 to Petty, of common assignment herewith, is related to the application of a daisy chain structure in a multi-point communication structure that would otherwise require multiple ports, each connected via point-to-point interfaces to separate devices. By adopting a daisy chain structure, the controlling station can be produced with fewer ports (or channels), and each device on the channel can utilize standard upstream and downstream protocols, independent of their location in the daisy chain structure.
FIG. 7 represents a daisy chained memory bus, implemented consistent with the teachings in U.S. Pat. No. 4,723,120. The memory controller 111 is connected to a memory bus 315, which further connects to module 310a. The information on bus 315 is re-driven by the buffer on module 310a to the next module, 310b, which further re-drives the bus 315 to module positions denoted as 310n. Each module 310a includes a DRAM 311a and a buffer 320a. The bus 315 may be described as having a daisy chain structure, with each bus being point-to-point in nature.
One drawback to the use of a daisy chain bus is that it increases the probability of a failure causing multiple memory modules to be affected along the bus. For example, if the first module is non-functional then the second and subsequent modules on the bus will also be non-functional.
Exemplary embodiments of the present invention include a memory subsystem with a cascaded interconnect system with segment level sparing. The cascaded interconnect system includes two or more memory assemblies and a memory bus. The memory bus includes multiple segments and the memory assemblies are interconnected via the memory bus.
Additional exemplary embodiments include a method for providing segment level sparing. The method includes receiving an input signal at a current memory assembly, wherein the current memory assembly is included in a cascaded interconnect system that includes a plurality of memory assemblies that are interconnected via a memory bus which includes a plurality of segments. Bits in the input signal are repositioned in response to one of the bits being associated with a failing segment in an upstream or downstream memory assembly.
Further exemplary embodiments include a storage medium for providing a memory subsystem with segment level sparing. The storage medium is encoded with machine readable computer program code for providing segment level sparing. The storage medium includes instructions for causing a computer to implement a method including receiving an input signal at a current memory assembly, wherein the current memory assembly is included in a cascaded interconnect system that includes a plurality of memory assemblies that are interconnected via a memory bus which includes a plurality of segments. Bits in the input signal are repositioned in response to one of the bits being associated with a failing segment in an upstream or downstream memory assembly.
Referring now to the drawings wherein like elements are numbered alike in the several FIGURES:
Exemplary embodiments of the present invention provide segment level sparing, or the ability to replace any failing interconnect (e.g., due to a wire failure, a connector failure, a driver failure and/or a receiver failure) between any two assemblies (i.e., between a memory controller and a memory module, or between any two memory modules) on a memory channel. Segment level sparing can be performed on both an upstream bus and a downstream bus, with at least one replacement wire per bus per segment. In other words, each segment on each bus (controller to first DIMM, first DIMM to second DIMM, second DIMM to third DIMM, etc. and back to the memory controller) can be logically replaced, by re-routing the information intended for transmission on each unique failing segment, to another ‘replacement’ or ‘spare’ segment. The ability to provide segment level sparing provides an improvement in reliability and survivability, in that an increased number of unique failures can be accommodated prior to the need for a system repair action.
In an exemplary embodiment of the present invention, segment level sparing is provided by a high speed and high reliability memory subsystem architecture and interconnect structure that includes single-ended point-to-point interconnections between any two subsystem components. The memory subsystem further includes a memory control function, one or more memory modules, one or more high speed busses operating at a four-to-one speed ratio relative to a DRAM data rate and a bus-to-bus converter chip on each of one or more cascaded modules to convert the high speed bus(ses) into the conventional double data rate (DDR) memory interface. The memory modules operate as slave devices to the memory controller, responding to commands in a deterministic or non-deterministic manner, but do not self-initiate unplanned bus activity, except in cases where operational errors are reported in a real-time manner. Memory modules can be added to the cascaded bus, with each module assigned an address to permit unique selection of each module on the cascaded bus. Exemplary embodiments of the present invention include a packetized multi-transfer interface which utilizes an innovative communication protocol to permit memory operation to occur on a reduced pincount, whereby address, command and data is transferred between the components on the cascaded bus over multiple cycles, and are reconstructed and errors corrected prior to being used by the intended recipient.
Although point-to-point interconnects permit higher data rates, overall memory subsystem efficiency must be achieved by maintaining a reasonable number of memory modules 806 and memory devices per channel (historically four memory modules with four to thirty-six chips per memory module, but as high as eight memory modules per channel and as few as one memory module per channel). Using a point-to-point bus necessitates a bus re-drive function on each memory module, to permit memory modules to be cascaded such that each memory module is interconnected to other memory modules as well as to the memory controller 802.
An exemplary embodiment of the present invention includes two unidirectional busses between the memory controller 802 and memory module 806a (“DIMM #1”) as well as between each successive memory module 806b-d (“DIMM #2”, “DIMM #3” and “DIMM #4”) in the cascaded memory structure. The downstream memory bus 904 is comprised of twenty-two single-ended signals and a differential clock pair. The downstream memory bus 904 is used to transfer address, control, data and error code correction (ECC) bits downstream from the memory controller 802, over several clock cycles, to one or more of the memory modules 806 installed on the cascaded memory channel. The upstream memory bus 902 is comprised of twenty-three single-ended signals and a differential clock pair, and is used to transfer bus-level data and ECC bits upstream from the sourcing memory module 806 to the memory controller 802. Using this memory structure, and a four to one data rate multiplier between the DRAM data rate (e.g., 400 to 800 Mb/s per pin) and the unidirectional memory bus data rate (e.g., 1.6 to 3.2 Gb/s per pin), the memory controller 802 signal pincount, per memory channel, is reduced from approximately one hundred and twenty pins to about fifty pins.
The ECC bit field (ecc0 through ecc3) consists of thirty-two bit positions over eight transfers, but is actually formatted in groups of sixteen bits. Each sixteen bit packet consists of four transfers over each of the four wires, and provide the bus level fault detection and correction across each group of four bus transfers. The spare bit position may be used to logically replace any of the twenty-one wires, also defined as bitlanes, used to transfer bits in the command, data and ECC fields, should a failure occur in one of the bitlanes that results in exceeding a system-assigned failure threshold limit. The spare wire may be utilized to replace a failing segment between any two directly connected assemblies (i.e., between the memory controller 802 and a memory module 806a, or between any two memory modules 806a-d), to replace a wire due to events such as a wire failure, a connector failure, a solder interconnect failure, a driver failure and/or a receiver failure. Out of the one hundred and seventy-six possible bit positions, one hundred and sixty-eight are available for the transfer of information to the memory module 806, and of those one hundred and sixty-eight bit positions, thirty-two bit positions are further assigned to providing ECC protection on the bus transfers themselves, thereby allowing a total of one hundred and thirty-six bit positions to be used for the transfer of information to the memory module 806. The frame format depicted in
The ECC bit field (ecc0 through ecc3) consists of thirty-two bit positions over eight transfers, but is actually formatted in groups of sixteen bits. Each sixteen bit packet consists of four transfers over each of the four wires with error correction being performed every four transfers. The spare wire position may be used to logically replace any of the twenty-two wires used to transfer bits in the data and ECC fields, should a failure occur in one of these wires that is consistent in nature. A failure may be considered to be consistent in nature if it exceeds a system dependent threshold value (e.g., number of times the failure is detected). Single bitlane failures may be corrected on the fly by the bus level ECC, while a system service element, such as a service processor, may decide to spare out a failing segment to repair hard (e.g., periodic, repeating and continuous) failures that may occur during system operation. The spare wire may be utilized to replace a failing segment between any two directly connected assemblies (i.e., between the memory controller 802 and a memory module 806a, or between any two memory modules 806a-d), to replace a wire due to any purpose such as wire failure, a connector failure, a solder interconnect failure, a driver failure and/or a receiver failure. Out of the one hundred and eighty-four possible bit positions, one hundred and seventy-six are available for the transfer of information to the memory module 806, and of those one hundred and seventy-six bit positions, thirty-two bit positions are further assigned to providing ECC protection on the bus transfers themselves, thereby allowing a total of one hundred and forty-four bit positions to be used for the transfer of information to an upstream memory module 806 or to the memory controller 802.
Whereas lesser embodiments might include spare bitlanes that are not truly ‘spare’ or ‘unused’ (i.e., they have an existing function in the current implementation), these embodiments may compromise the overall memory subsystem data integrity when the ‘spare’ bitlane is invoked. An example might be a subsystem in which a portion of the bits used for error detection are eliminated through the re-assignment of the wire in which the bits are communicated, resulting in reduced fault detection and a significant (up to or exceeding two hundred times) increase in the probability of undetectable data corruption (‘silent data corruption’). This approach is considered unwise for applications that demand high levels of data integrity and system availability.
Exemplary embodiments of the present invention maximize memory subsystem survivability in the event of more than one failing interconnect between the memory controller 802 and the first memory module 806, as well as between any two interconnected memory modules 806 in the subsystem.
Exemplary embodiments of the present invention provide the ability to assign the spare wire shown in
Replacement of a bitlane, from end-to-end (memory controller to last DIMM in cascade chain), offers a more simplistic approach for correcting interconnect failures, but is inefficient because ‘spare’ bitlanes are very costly, and most fails will be due to a single point or device, rather than to an entire bitlane. In an eight DIMM memory channel, the use of segment level sparing permits up to eight unique faults to be bypassed, via eight independent segment replacements, whereas end-to-end replacement of a full bitlane would allow only a single fault to be bypassed.
An alternate exemplary embodiment of the present includes sparing of the high speed clock if failure information and diagnostics indicate that a portion of the clock is at fault. In general clock faults are already minimized through the use of redundant connector contacts, since the connector contacts are often a large contributor to repeating hard failures in the channel.
Referring to
In addition to inputting the original or re-ordered signals to the bus sparing logic 1536, the bus sparing logic 1526 also inputs the original or re-ordered signals into a downstream bus ECC functional block 1120 to perform error detection and correction for the frame. The downstream bus ECC functional block 1120 operates on any information received or passed through the multi-mode buffer device 1002 from the downstream memory bus 904 to determine if a bus error is present. The downstream bus ECC functional block 1520 analyzes the bus signals to determine if it they are valid. Next, the downstream bus ECC functional block 1520 transfers the corrected signals to a command state machine 1514. The command state machine 1514 inputs the error flags associated with command decodes or conflicts to a pervasive and miscellaneous functional block 1510. The downstream and upstream functional blocks also present error flags and/or error data (if any) to the pervasive and miscellaneous functional block 1510 to enable reporting of these errors to the memory controller, processor, service processor or other error management unit.
Referring to
The command state machine 1514 also determines if the corrected signals (including data, command and address signals) are directed to and should be processed by the memory module 806. If the corrected signals are directed to the memory module 806, then the command state machine 1514 determines what actions to take and may initiate DRAM action, write buffer actions, read buffer actions or a combination thereof. The write data buffers 1512 transmit the data signals to a memory data interface 1506 and the command state machine 1514 transmits the associated addresses and command signals to a memory command interface 1508, consistent with the DRAM specification. As described previously, the right side commands 1106 are generally transmitted via the right address command bus 1102 to the right side of the memory module 806 and the left side commands 1102 are transmitted via the left address command bus 1106 to the left side of the memory module 806 although additional module configurations may exist.
Data signals to be transmitted to the controller 802 may be temporarily stored in the read data buffers 1516 after a command, such as a read command, has been executed by the memory module 806, consistent with the memory device ‘read’ timings. The read data buffers 1516 transfer the read data into an upstream bus ECC module 1522. The upstream bus ECC functional block 1522 generates check bits for the signals in the read data buffers 1516. The check bits and signals from the read data buffers 1516 are input to the upstream data multiplexing functional block 1532. The upstream data multiplexing functional block 1532 merges the data on to the upstream memory bus 902 via the bus sparing logic 1538 and the driver functional block 1530. If needed, the bus sparing logic 1538 may re-direct the signals to account for a defective segment between the current memory module 806 and the upstream receiving module (or memory controller). The driver functional block 1530 transmits the original or re-ordered signals, via the upstream memory bus 902, to the next assembly (i.e., memory module 806 or memory controller 802) in the chain. In an exemplary embodiment of the present invention, the bus sparing logic 1538 is implemented using a multiplexor to shift the signals. The driver functional block 1530 provides macros and support logic for the upstream memory bus 902 and, in an exemplary embodiment of the present invention, includes support for a twenty-three bit, high speed, low latency cascade driver bus.
Data, clock and ECC signals from the upstream memory bus 902 are also received by any upstream multi-mode buffer device 1002 in any upstream memory module 806. These signals need to be passed upstream to the next memory module 806 or to the memory controller 802. Referring to
In addition to passing the data and ECC signals to the upstream data multiplexing functional block 1532, the corrected bus sparing functional block 1540 also inputs the original or re-ordered data and ECC signals to the upstream bus ECC functional block 1522 to perform error detection and correction for the frame. The upstream bus ECC functional block 1522 operates on any information received or passed through the buffer module 1002 from the upstream memory bus 902 to determine if a bus error is present. The upstream bus ECC functional block 1522 analyzes the data and ECC signals to determine if they are valid. Next, the upstream bus ECC functional block 1522 transfers any error flags and/or error data to the pervasive and miscellaneous functional block 1510 for transmission to the memory controller 802. In addition, once a pre-defined threshold for the number or type of failures has been exceeded, the pervasive and miscellaneous functional block 1510, generally in response to direction of the memory controller 802, may substitute the spare segment for a failing segment.
Each memory controller 802 to memory module 806 or memory module 806 to memory module 806 bus may have a unique bitlane segment replaced by the spare signal, as defined in the downstream frame 1202 and upstream from 1302. The block diagram in
In order to achieve a lower latency in the cascaded memory subsystem, a mechanism designed to expedite the substitution of a spare wire is utilized by exemplary embodiments of the present invention. Rather than using the spare signal to replace any failing segment within the bus, a portion of the bus is shifted by one bit position to initiate the use of the spare signal in a way that avoids the need for a multiplexing function with a large number of selectable inputs. A single two to one selector is used on each bit of the driver and receiver busses. When a spare operation is performed, a register is loaded with the location of the segment to be replaced. This value is priority encoded into the multiplexor selects for each bit. On the sending side (performed by bus sparing logic modules 1536 and 1538), bits that are more significant than the replaced segment are shifted back down into their original location. On the receiving side (performed by bus sparing logic modules 1526 and 1540), bits more significant than the replaced segment are shifted back down to their original location.
Exemplary embodiments of the present invention provide segment level sparing. Through the use of bus level ECC, which allows continuous operation of the bus in the presence of bit or wire fails, the availability of a spare bit lane in the downstream (and upstream) frame, and the ability to replace single segments between any two assemblies while retaining the ability to replace a segment between any two other assemblies on the same cascaded bus will result in increased reliability and survivability of a memory subsystem. By using the bus level ECC, the controller will generally be able to identify failing segments without running diagnostic tools. This will lead to a faster recovery time for failing interconnects in a memory subsystem, as well as increase the probability of accurately identifying failing segments that occur infrequently.
As described above, the embodiments of the invention may be embodied in the form of computer-implemented processes and apparatuses for practicing those processes. Embodiments of the invention may also be embodied in the form of computer program code containing instructions embodied in tangible media, such as floppy diskettes, CD-ROMs, hard drives, or any other computer-readable storage medium, wherein, when the computer program code is loaded into and executed by a computer, the computer becomes an apparatus for practicing the invention. The present invention can also be embodied in the form of computer program code, for example, whether stored in a storage medium, loaded into and/or executed by a computer, or transmitted over some transmission medium, such as over electrical wiring or cabling, through fiber optics, or via electromagnetic radiation, wherein, when the computer program code is loaded into and executed by a computer, the computer becomes an apparatus for practicing the invention. When implemented on a general-purpose microprocessor, the computer program code segments configure the microprocessor to create specific logic circuits.
While the invention has been described with reference to exemplary embodiments, it will be understood by those skilled in the art that various changes may be made and equivalents may be substituted for elements thereof without departing from the scope of the invention. In addition, many modifications may be made to adapt a particular situation or material to the teachings of the invention without departing from the essential scope thereof. Therefore, it is intended that the invention not be limited to the particular embodiment disclosed as the best mode contemplated for carrying out this invention, but that the invention will include all embodiments falling within the scope of the appended claims. Moreover, the use of the terms first, second, etc. do not denote any order or importance, but rather the terms first, second, etc. are used to distinguish one element from another.
Number | Name | Date | Kind |
---|---|---|---|
2842682 | Clapper | Jul 1958 | A |
3333253 | Sahulka | Jul 1967 | A |
3395400 | De Witt | Jul 1968 | A |
3825904 | Burk et al. | Jul 1974 | A |
4028675 | Frankenburg | Jun 1977 | A |
4135240 | Ritchie | Jan 1979 | A |
4150428 | Inrig et al. | Apr 1979 | A |
4472780 | Chenoweth et al. | Sep 1984 | A |
4475194 | LaVallee et al. | Oct 1984 | A |
4486739 | Franaszek et al. | Dec 1984 | A |
4641263 | Perlman et al. | Feb 1987 | A |
4654857 | Samson et al. | Mar 1987 | A |
4723120 | Petty, Jr. | Feb 1988 | A |
4740916 | Martin | Apr 1988 | A |
4796231 | Pinkham | Jan 1989 | A |
4803485 | Rypinski | Feb 1989 | A |
4833605 | Terada et al. | May 1989 | A |
4839534 | Clasen | Jun 1989 | A |
4943984 | Pechanek et al. | Jul 1990 | A |
4985828 | Shimizu et al. | Jan 1991 | A |
5053947 | Heibel et al. | Oct 1991 | A |
5177375 | Ogawa et al. | Jan 1993 | A |
5206946 | Brunk | Apr 1993 | A |
5214747 | Cok | May 1993 | A |
5265049 | Takasugi | Nov 1993 | A |
5265212 | Bruce, II | Nov 1993 | A |
5287531 | Rogers, Jr. et al. | Feb 1994 | A |
5347270 | Matsuda et al. | Sep 1994 | A |
5357621 | Cox | Oct 1994 | A |
5375127 | Leak | Dec 1994 | A |
5387911 | Gleichert et al. | Feb 1995 | A |
5394535 | Ohuchi | Feb 1995 | A |
5454091 | Sites et al. | Sep 1995 | A |
5475690 | Burns et al. | Dec 1995 | A |
5513135 | Dell et al. | Apr 1996 | A |
5517626 | Archer et al. | May 1996 | A |
5522064 | Aldereguia et al. | May 1996 | A |
5544309 | Chang et al. | Aug 1996 | A |
5546023 | Borkar et al. | Aug 1996 | A |
5561826 | Davies et al. | Oct 1996 | A |
5592632 | Leung et al. | Jan 1997 | A |
5594925 | Harder et al. | Jan 1997 | A |
5611055 | Krishan et al. | Mar 1997 | A |
5613077 | Leung et al. | Mar 1997 | A |
5627963 | Gabillard et al. | May 1997 | A |
5629685 | Allen et al. | May 1997 | A |
5661677 | Rondeau, II et al. | Aug 1997 | A |
5666480 | Leung et al. | Sep 1997 | A |
5684418 | Yanagiuchi | Nov 1997 | A |
5706346 | Katta et al. | Jan 1998 | A |
5754804 | Cheselka et al. | May 1998 | A |
5764155 | Kertesz et al. | Jun 1998 | A |
5822749 | Agarwal | Oct 1998 | A |
5852617 | Mote, Jr. | Dec 1998 | A |
5870325 | Nielsen et al. | Feb 1999 | A |
5872996 | Barth et al. | Feb 1999 | A |
5917760 | Millar | Jun 1999 | A |
5926838 | Jeddeloh | Jul 1999 | A |
5928343 | Farmwald et al. | Jul 1999 | A |
5930273 | Mukojima | Jul 1999 | A |
5959914 | Gates et al. | Sep 1999 | A |
5973951 | Bechtolsheim et al. | Oct 1999 | A |
5974493 | Okumura et al. | Oct 1999 | A |
5995405 | Trick | Nov 1999 | A |
6003121 | Wirt | Dec 1999 | A |
6011732 | Harrison et al. | Jan 2000 | A |
6038132 | Tokunaga et al. | Mar 2000 | A |
6049476 | Laudon et al. | Apr 2000 | A |
6076158 | Sites et al. | Jun 2000 | A |
6078515 | Nielsen et al. | Jun 2000 | A |
6081868 | Brooks | Jun 2000 | A |
6085276 | VanDoren et al. | Jul 2000 | A |
6096091 | Hartmann | Aug 2000 | A |
6128746 | Clark et al. | Oct 2000 | A |
6145028 | Shank et al. | Nov 2000 | A |
6170047 | Dye | Jan 2001 | B1 |
6170059 | Pruett et al. | Jan 2001 | B1 |
6173382 | Dell et al. | Jan 2001 | B1 |
6185718 | Dell et al. | Feb 2001 | B1 |
6215686 | Deneroff et al. | Apr 2001 | B1 |
6219288 | Braceras et al. | Apr 2001 | B1 |
6219760 | McMinn | Apr 2001 | B1 |
6233639 | Dell et al. | May 2001 | B1 |
6260127 | Olarig et al. | Jul 2001 | B1 |
6262493 | Garnett | Jul 2001 | B1 |
6285172 | Torbey | Sep 2001 | B1 |
6292903 | Coteus et al. | Sep 2001 | B1 |
6301636 | Schultz et al. | Oct 2001 | B1 |
6308247 | Ackerman et al. | Oct 2001 | B1 |
6317352 | Halbert et al. | Nov 2001 | B1 |
6321343 | Toda | Nov 2001 | B1 |
6338113 | Kubo et al. | Jan 2002 | B1 |
6349390 | Dell et al. | Feb 2002 | B1 |
6357018 | Stuewe et al. | Mar 2002 | B1 |
6370631 | Dye | Apr 2002 | B1 |
6378018 | Tsern et al. | Apr 2002 | B1 |
6381685 | Dell et al. | Apr 2002 | B2 |
6393512 | Chen et al. | May 2002 | B1 |
6393528 | Arimilli et al. | May 2002 | B1 |
6408398 | Freker et al. | Jun 2002 | B1 |
6425044 | Jeddeloh | Jul 2002 | B1 |
6446174 | Dow | Sep 2002 | B1 |
6467013 | Nizar | Oct 2002 | B1 |
6473836 | Ikeda | Oct 2002 | B1 |
6477614 | Leddige et al. | Nov 2002 | B1 |
6483755 | Leung et al. | Nov 2002 | B2 |
6484271 | Gray | Nov 2002 | B1 |
6487102 | Halbert et al. | Nov 2002 | B1 |
6487627 | Willke et al. | Nov 2002 | B1 |
6493250 | Halbert et al. | Dec 2002 | B2 |
6496540 | Windmer | Dec 2002 | B1 |
6496910 | Baentsch et al. | Dec 2002 | B1 |
6499070 | Whetsel | Dec 2002 | B1 |
6502161 | Perego et al. | Dec 2002 | B1 |
6507888 | Wu et al. | Jan 2003 | B2 |
6510100 | Grundon et al. | Jan 2003 | B2 |
6513091 | Blackmon et al. | Jan 2003 | B1 |
6526469 | Drehmel et al. | Feb 2003 | B1 |
6530007 | Olarig | Mar 2003 | B2 |
6532525 | Aleksic et al. | Mar 2003 | B1 |
6546359 | Week | Apr 2003 | B1 |
6549971 | Cecchi et al. | Apr 2003 | B1 |
6553450 | Dodd et al. | Apr 2003 | B1 |
6557069 | Drehmel et al. | Apr 2003 | B1 |
6564329 | Cheung et al. | May 2003 | B1 |
6584576 | Co | Jun 2003 | B1 |
6587912 | Leddige et al. | Jul 2003 | B2 |
6590827 | Chang et al. | Jul 2003 | B2 |
6594748 | Lin | Jul 2003 | B1 |
6601121 | Singh et al. | Jul 2003 | B2 |
6601149 | Brock et al. | Jul 2003 | B1 |
6604180 | Jeddeloh | Aug 2003 | B2 |
6611905 | Grundon et al. | Aug 2003 | B1 |
6622217 | Gharachorloo et al. | Sep 2003 | B2 |
6625687 | Halbert et al. | Sep 2003 | B1 |
6625702 | Rentschler et al. | Sep 2003 | B2 |
6628538 | Funaba et al. | Sep 2003 | B2 |
6631439 | Saulsbury et al. | Oct 2003 | B2 |
6671376 | Koto et al. | Dec 2003 | B1 |
6678811 | Rentschler et al. | Jan 2004 | B2 |
6684320 | Mohamed et al. | Jan 2004 | B2 |
6697919 | Gharachorloo et al. | Feb 2004 | B2 |
6704842 | Janakiraman et al. | Mar 2004 | B1 |
6721185 | Dong et al. | Apr 2004 | B2 |
6721944 | Chaudhry et al. | Apr 2004 | B2 |
6738836 | Kessler et al. | May 2004 | B1 |
6741096 | Moss | May 2004 | B2 |
6748518 | Guthrie et al. | Jun 2004 | B1 |
6754762 | Curley | Jun 2004 | B1 |
6766389 | Hayter et al. | Jul 2004 | B2 |
6775747 | Venkatraman | Aug 2004 | B2 |
6791555 | Radke et al. | Sep 2004 | B1 |
6792495 | Garney et al. | Sep 2004 | B1 |
6839393 | Sidiropoulos | Jan 2005 | B1 |
6877076 | Cho et al. | Apr 2005 | B1 |
6877078 | Fujiwara et al. | Apr 2005 | B2 |
6882082 | Greeff et al. | Apr 2005 | B2 |
6889284 | Nizar et al. | May 2005 | B1 |
6898726 | Lee | May 2005 | B1 |
6910146 | Dow | Jun 2005 | B2 |
6918068 | Vail et al. | Jul 2005 | B2 |
6938119 | Kohn et al. | Aug 2005 | B2 |
6944084 | Wilcox | Sep 2005 | B2 |
6948091 | Bartels et al. | Sep 2005 | B2 |
6949950 | Takahashi et al. | Sep 2005 | B2 |
6965952 | Echartea et al. | Nov 2005 | B2 |
6977536 | Chin-Chich et al. | Dec 2005 | B2 |
6993612 | Porterfield | Jan 2006 | B2 |
7039755 | Helms | May 2006 | B1 |
7047371 | Dortu | May 2006 | B2 |
7047384 | Bodas et al. | May 2006 | B2 |
7076700 | Rieger | Jul 2006 | B2 |
7103792 | Moon | Sep 2006 | B2 |
7120743 | Meyer et al. | Oct 2006 | B2 |
7133790 | Liou | Nov 2006 | B2 |
7133972 | Jeddeloh et al. | Nov 2006 | B2 |
7177211 | Zimmerman | Feb 2007 | B2 |
7194593 | Schnepper | Mar 2007 | B2 |
7197594 | Raz et al. | Mar 2007 | B2 |
7206887 | Jeddeloh | Apr 2007 | B2 |
7206962 | Deegan | Apr 2007 | B2 |
7210059 | Jeddeloh | Apr 2007 | B2 |
7216196 | Jeddeloh | May 2007 | B2 |
7227949 | Heegard et al. | Jun 2007 | B2 |
7240145 | Holman | Jul 2007 | B2 |
7260685 | Lee et al. | Aug 2007 | B2 |
7266634 | Ware | Sep 2007 | B2 |
7296129 | Gower et al. | Nov 2007 | B2 |
7313583 | Porten et al. | Dec 2007 | B2 |
7321979 | Lee | Jan 2008 | B2 |
7353316 | Erdmann | Apr 2008 | B2 |
7363419 | Cronin et al. | Apr 2008 | B2 |
7363436 | Yeh et al. | Apr 2008 | B1 |
7421525 | Polzin et al. | Sep 2008 | B2 |
20010000822 | Dell et al. | May 2001 | A1 |
20010003839 | Kondo | Jun 2001 | A1 |
20010029566 | Woo | Oct 2001 | A1 |
20020019926 | Huppenthal et al. | Feb 2002 | A1 |
20020038405 | Leddige et al. | Mar 2002 | A1 |
20020059439 | Arroyo et al. | May 2002 | A1 |
20020083255 | Greeff et al. | Jun 2002 | A1 |
20020103988 | Dornier | Aug 2002 | A1 |
20020112119 | Halbert et al. | Aug 2002 | A1 |
20020112194 | Uzelac | Aug 2002 | A1 |
20020124195 | Nizar | Sep 2002 | A1 |
20020124201 | Edwards et al. | Sep 2002 | A1 |
20020147898 | Rentschler et al. | Oct 2002 | A1 |
20020174274 | Wu et al. | Nov 2002 | A1 |
20030009632 | Arimilli et al. | Jan 2003 | A1 |
20030028701 | Rao et al. | Feb 2003 | A1 |
20030033364 | Garnett et al. | Feb 2003 | A1 |
20030051055 | Parrella et al. | Mar 2003 | A1 |
20030056183 | Kobayahi | Mar 2003 | A1 |
20030084309 | Kohn | May 2003 | A1 |
20030090879 | Doblar et al. | May 2003 | A1 |
20030105938 | Cooksey et al. | Jun 2003 | A1 |
20030118044 | Blanc et al. | Jun 2003 | A1 |
20030126363 | David | Jul 2003 | A1 |
20030223303 | Lamb et al. | Dec 2003 | A1 |
20030236959 | Johnson et al. | Dec 2003 | A1 |
20040006674 | Hargis et al. | Jan 2004 | A1 |
20040049723 | Obara | Mar 2004 | A1 |
20040098549 | Dorst | May 2004 | A1 |
20040117588 | Arimilli et al. | Jun 2004 | A1 |
20040123222 | Widmer | Jun 2004 | A1 |
20040128474 | Vorbach | Jul 2004 | A1 |
20040148482 | Grundy et al. | Jul 2004 | A1 |
20040163028 | Olarig | Aug 2004 | A1 |
20040165609 | Herbst et al. | Aug 2004 | A1 |
20040199363 | Bohizic et al. | Oct 2004 | A1 |
20040205433 | Gower et al. | Oct 2004 | A1 |
20040230718 | Polzin et al. | Nov 2004 | A1 |
20040246767 | Vogt | Dec 2004 | A1 |
20040250153 | Vogt | Dec 2004 | A1 |
20040260909 | Lee et al. | Dec 2004 | A1 |
20040260957 | Jeddeloh et al. | Dec 2004 | A1 |
20050023560 | Ahn et al. | Feb 2005 | A1 |
20050033906 | Mastronarde et al. | Feb 2005 | A1 |
20050044305 | Jakobs et al. | Feb 2005 | A1 |
20050044457 | Jeddeloh | Feb 2005 | A1 |
20050050237 | Jeddeloh | Mar 2005 | A1 |
20050050255 | Jeddeloh | Mar 2005 | A1 |
20050066136 | Schnepper | Mar 2005 | A1 |
20050071542 | Weber et al. | Mar 2005 | A1 |
20050080581 | Zimmerman et al. | Apr 2005 | A1 |
20050081129 | Shah et al. | Apr 2005 | A1 |
20050086441 | Myer et al. | Apr 2005 | A1 |
20050097249 | Oberlin et al. | May 2005 | A1 |
20050120157 | Chen et al. | Jun 2005 | A1 |
20050125702 | Huang et al. | Jun 2005 | A1 |
20050125703 | Lefurgy et al. | Jun 2005 | A1 |
20050138246 | Chen et al. | Jun 2005 | A1 |
20050138267 | Bains et al. | Jun 2005 | A1 |
20050144399 | Hosomi | Jun 2005 | A1 |
20050149665 | Wolrich et al. | Jul 2005 | A1 |
20050166006 | Talbot | Jul 2005 | A1 |
20050177677 | Jeddeloh | Aug 2005 | A1 |
20050177690 | LaBerge | Aug 2005 | A1 |
20050204216 | Daily et al. | Sep 2005 | A1 |
20050216678 | Jeddeloh | Sep 2005 | A1 |
20050223196 | Knowles | Oct 2005 | A1 |
20050229132 | Butt et al. | Oct 2005 | A1 |
20050248997 | Lee | Nov 2005 | A1 |
20050257005 | Jeddeloh | Nov 2005 | A1 |
20050259496 | Hsu et al. | Nov 2005 | A1 |
20050289377 | Luong | Dec 2005 | A1 |
20060036826 | Dell et al. | Feb 2006 | A1 |
20060036827 | Dell et al. | Feb 2006 | A1 |
20060080584 | Hartnett et al. | Apr 2006 | A1 |
20060085602 | Huggahalli et al. | Apr 2006 | A1 |
20060095592 | Borkenhagen | May 2006 | A1 |
20060095679 | Edirisooriya | May 2006 | A1 |
20060107175 | Dell et al. | May 2006 | A1 |
20060112238 | Jamil et al. | May 2006 | A1 |
20060161733 | Beckett et al. | Jul 2006 | A1 |
20060195631 | Rajamani | Aug 2006 | A1 |
20060288172 | Lee et al. | Dec 2006 | A1 |
20070005922 | Swaminathan et al. | Jan 2007 | A1 |
20070025304 | Leelahakriengkrai et al. | Feb 2007 | A1 |
20070038907 | Jeddeloh et al. | Feb 2007 | A1 |
20070160053 | Coteus | Jul 2007 | A1 |
Number | Date | Country |
---|---|---|
0229316 | Jul 1987 | EP |
0470734 | Feb 1992 | EP |
0899743 | Jun 1998 | EP |
1429340 | Jun 2004 | EP |
2396711 | Jun 2004 | GB |
59153353 | Sep 1984 | JP |
0114410 | Jun 1989 | JP |
04326140 | Nov 1992 | JP |
10011971 | Jan 1998 | JP |
2004139552 | May 2004 | JP |
2008003711 | Jan 2008 | JP |
9621188 | Jul 1996 | WO |
WO 9812651 | Mar 1998 | WO |
0223353 | Mar 2002 | WO |
WO2005038660 | Apr 2005 | WO |
WO 2007109888 | Oct 2007 | WO |
Number | Date | Country | |
---|---|---|---|
20060036827 A1 | Feb 2006 | US |