Patent Grant
10244593
Certain embodiments of the present invention are directed to integrated circuits. More particularly, some embodiments of the invention provide systems and methods for current regulation. Merely by way of example, some embodiments of the invention have been applied to light-emitting-diode lighting systems. But it would be recognized that the invention has a much broader range of applicability.
Light emitting diodes (LEDs) are widely used for lighting applications.
An alternate-current (AC) input voltage 150 is applied to the system 100. The rectifying component 104 outputs a bulk voltage 152 (e.g., a rectified voltage no smaller than 0 V) associated with the AC input voltage 150. The capacitor 112 (e.g., C3) is charged in response to the bulk voltage 152 through the resistor 108 (e.g., R1), and a voltage 154 is provided to the controller 102 at the terminal 148 (e.g., terminal VDD). If the voltage 154 is larger than a threshold voltage (e.g., an under-voltage lock-out threshold) in magnitude, the controller 102 begins to operate, and a voltage associated with the terminal 148 (e.g., terminal VDD) is clamped to a predetermined voltage. The terminal 138 (e.g., terminal DRAIN) is connected to a drain terminal of an internal power switch. The controller 102 outputs a drive signal (e.g., a pulse-width-modulation signal) with a certain frequency and a certain duty cycle to close (e.g., turn on) or open (e.g., turn off) the internal power switch so that the system 100 operates normally.
If the internal power switch is closed (e.g., being turned on), the controller 102 detects the current flowing through one or more LEDs 132 through the resistor 122 (e.g., R2). Specifically, a voltage 156 on the resistor 122 (e.g., R2) is passed through the terminal 144 (e.g., terminal CS) to the controller 102 for signal processing during different switching periods associated with the internal power switch. When the internal power switch is opened (e.g., being turned off) during each switching period is affected by peak magnitudes of the voltage 156 on the resistor 122 (e.g., R2).
The inductive component 126 is connected with the resistors 124 and 128 which generate a voltage 158. The controller 102 receives the voltage 158 through the terminal 142 (e.g., terminal FB) for detection of a demagnetization process of the inductive component 126 to determine when the internal power switch is closed (e.g., being turned on). The capacitor 110 (e.g., C2) is connected to the terminal 140 (e.g., terminal COMP) which is associated with an internal error amplifier. The capacitor 130 (e.g., C4) is configured to maintain an output voltage 158 to keep stable current output for the one or more LEDs 132. A power supply network including the resistor 116 (e.g., R5), the diode 118 (e.g., D2) and the Zener diode 120 (e.g., ZD1) provides power supply to the controller 102.
The LED lighting system 100 has some disadvantages. For example, the system 100 includes many components which may make it difficult to reduce bill of materials count (BOM) and achieve circuit minimization and may cause a long start up time due to large current consumption.
Hence it is highly desirable to improve the techniques of current regulation in LED lighting systems.
Certain embodiments of the present invention are directed to integrated circuits. More particularly, some embodiments of the invention provide systems and methods for current regulation. Merely by way of example, some embodiments of the invention have been applied to light-emitting-diode lighting systems. But it would be recognized that the invention has a much broader range of applicability.
According to one embodiment, a system controller includes: a first controller terminal configured to receive an input voltage, the first controller terminal being further configured to allow a first current flowing into the system controller based at least in part on the input voltage in response to one or more switches being closed; a second controller terminal configured to allow the first current to flow out of the system controller through the second controller terminal in response to the one or more switches being closed, the second controller terminal being further configured to receive a current sensing signal based at least in part on the first current; and a third controller terminal configured to be biased at a first voltage. The system controller further includes: a fourth controller terminal coupled to the third controller terminal through a first capacitor, the first capacitor not being any part of the system controller; an error amplifier configured to generate a compensation signal based at least in part on the current sensing signal, the error amplifier including a second capacitor; and a driver configured to generate a drive signal based at least in part on the compensation signal and output the drive signal to affect the first current flowing from the first controller terminal to the second controller terminal. The error amplifier further includes a first input terminal, a second input terminal, and an output terminal. The first input terminal is coupled directly or indirectly with the second controller terminal. The second input terminal is configured to receive a second voltage. The output terminal is coupled to the second capacitor not through any controller terminal.
According to another embodiment, a system controller is provided for regulating a current flowing from a first controller terminal to a second controller terminal. The system controller includes: a low pass filter configured to receive a current sensing signal related to the current flowing from the first controller terminal to the second controller terminal, the low pass filter being further configured to generate a filtered signal based at least in part on the current sensing signal; an error amplifier configured to receive the filtered signal and a first reference signal and generate a compensation signal based at least in part on the filtered signal and the first reference signal, the error amplifier including a capacitor; and a driver configured to generate a drive signal based on at least information associated with the compensation signal and output the drive signal to one or more switches to affect the current flowing from the first controller terminal to the second controller terminal. The error amplifier further includes a first input terminal, a second input terminal, and an output terminal. The first input terminal is configured to receive the filtered signal. The second input terminal is configured to receive the reference signal. The output terminal is coupled directly to the capacitor.
According to yet another embodiment, an error amplifier includes: a transconductance amplifier including a first input terminal and a second input terminal and a first output terminal, the first input terminal being configured to receive a first voltage signal, the second input terminal being configured to receive a second voltage signal, the first output terminal being configured to generate a current signal based at least in part on the first voltage signal and the second voltage signal; a first switch including a first switch terminal and a second switch terminal and configured to be open or closed in response to a first control signal, the first switch terminal being coupled to the first output terminal; a capacitor including a first capacitor terminal and a second capacitor terminal, the first capacitor terminal being coupled to the second switch terminal; an operational amplifier including a third input terminal, a fourth input terminal, and a second output terminal, the third input terminal being coupled to the first capacitor terminal; and a second switch including a third switch terminal and a fourth switch terminal, the third switch terminal being coupled to the second output terminal, the fourth switch terminal being coupled to the first output terminal, the second switch being configured to be open or closed in response to a second control signal. If the first control signal is at a first logic level, the second control signal is at a second logic level. If the first control signal is the second logic level, the second control signal is at the first logic level. The first logic level and the second logic level are different.
In one embodiment, a system controller includes: a first controller terminal configured to allow a first current to flow out of the system controller through the first controller terminal to a resistor associated with a resistance, the first controller terminal being further configured to receive a voltage signal based at least in part on the first current and the resistance, the resistor not being any part of the system controller. The system controller is configured to process the received voltage signal, generate a clock signal associated with an operating frequency based at least in part on the voltage signal, and change the operating frequency based at least in part on the resistance.
In another embodiment, a system controller is provided for regulating a current flowing through one or more light emitting diodes. The system controller includes: a voltage-to-current converter configured to receive a first voltage associated with a first controller terminal and generate a first current based at least in part on the first voltage, the first controller terminal being configured to provide a second current to a resistor for generating the first voltage; an oscillator configured to receive the first current and generate a clock signal based at least in part on the first current, the clock signal being associated with an operating frequency of the system controller; and a driver configured to generate a drive signal associated with the operating frequency and output the drive signal to affect a third current flowing through one or more light emitting diodes. The oscillator is further configured to generate a ramp signal associated with an operating frequency based at least in part on the first current, the operating frequency corresponding to an operating period, the operating period including a ramp-up period and a ramp-down period. The oscillator is further configured to: ramp up the ramp signal from a first magnitude to a second magnitude during the ramp-up period and ramp down the ramp signal from the second magnitude to the first magnitude during the ramp-down period, the first magnitude and the second magnitude being different; and adjust a duration of the ramp-down period in response to a change of the voltage signal in magnitude.
In yet another embodiment, a system controller is provided for regulating a current flowing through one or more light emitting diodes. The system controller includes: an error amplifier configured to receive a first voltage related to a first current flowing out of a first controller terminal and generate a second voltage based at least in part on the first voltage; a clock-signal generator configured to receive the second voltage and generate a clock signal based at least in part on the second voltage, the clock signal being associated with an operating frequency of the system controller; and a driver configured to generate a drive signal associated with the operating frequency and output the drive signal to affect a second current flowing through one or more light emitting diodes. The system controller is further configured to: keep the operating frequency unchanged at a first frequency magnitude in response to the second voltage changing if the second voltage remains smaller than a first voltage magnitude; keep the operating frequency unchanged at a second frequency magnitude in response to the second voltage changing if the second voltage remains larger than a second voltage magnitude; and change the operating frequency in response to the second voltage changing if the second voltage remains larger than the first voltage magnitude and smaller than the second voltage magnitude. The second voltage magnitude is larger than the first voltage magnitude.
In yet another embodiment, a method is provided for regulating a current flowing through one or more light emitting diodes. The method includes: receiving a first voltage related to a first current flowing out of a first controller terminal; generating a second voltage based at least in part on the first voltage; receiving the second voltage; generating a clock signal based at least in part on the second voltage, the clock signal being associated with an operating frequency; generating a drive signal associated with the operating frequency; and outputting the drive signal to affect a second current flowing through one or more light emitting diodes. Generating a clock signal based at least in part on the second voltage includes: keeping the operating frequency unchanged at a first frequency magnitude in response to the second voltage changing if the second voltage remains smaller than a first voltage magnitude; keeping the operating frequency unchanged at a second frequency magnitude in response to the second voltage changing if the second voltage remains larger than a second voltage magnitude; and changing the operating frequency in response to the second voltage changing if the second voltage remains larger than the first voltage magnitude and smaller than the second voltage magnitude. The second voltage magnitude is larger than the first voltage magnitude.
Depending upon embodiment, one or more benefits may be achieved. These benefits and various additional objects, features and advantages of the present invention can be fully appreciated with reference to the detailed description and accompanying drawings that follow.
Certain embodiments of the present invention are directed to integrated circuits. More particularly, some embodiments of the invention provide systems and methods for current regulation. Merely by way of example, some embodiments of the invention have been applied to light-emitting-diode lighting systems. But it would be recognized that the invention has a much broader range of applicability.
Referring back to
According to one embodiment, an alternate-current (AC) input voltage 250 is applied to the system 200. For example, the rectifying component 204 outputs a bulk voltage 252 (e.g., a rectified voltage no smaller than 0 V) associated with the AC input voltage 250. In another example, the capacitor 212 (e.g., C3) is charged in response to the bulk voltage 252 through the resistor 208 (e.g., R1), and a voltage 254 is provided to the controller 202 at the terminal 248 (e.g., terminal VDD). In yet another example, if the voltage 254 is larger than a threshold voltage (e.g., an under-voltage lock-out threshold) in magnitude, the controller 202 begins to operate, and a voltage associated with the terminal 248 (e.g., terminal VDD) is clamped to a predetermined voltage. In yet another example, the terminal 238 (e.g., terminal DRAIN) is connected to a drain terminal of an internal power switch. In yet another example, the controller 202 outputs a drive signal (e.g., a pulse-width-modulation signal) with a certain frequency and a certain duty cycle to close (e.g., turn on) or open (e.g., turn off) the internal power switch so that the system 200 operates normally.
According to another embodiment, if the internal power switch is closed (e.g., being turned on), the controller 202 detects the current flowing through one or more LEDs 232 through the resistor 222 (e.g., R2). For example, a sensing signal 256 generated on the resistor 222 (e.g., R2) is provided through the terminal 244 (e.g., terminal CS) to the controller 202 for signal processing during different switching periods associated with the internal power switch. In another example, when the internal power switch is opened (e.g., being turned off) during each switching period is affected by peak magnitudes of the signal 256 on the resistor 222 (e.g., R2). In yet another example, the inductive component 226 is connected with the resistors 224 and 228 which generate a feedback signal 258. In yet another example, the controller 202 receives the feedback signal 258 through the terminal 242 (e.g., terminal FB) for detection of a demagnetization process of the inductive component 226 to determine when the internal power switch is closed (e.g., being turned on).
According to yet another embodiment, the controller 202 includes an internal capacitor for compensation to achieve high power factor and high-precision constant LEI) current regulation. For example, the internal capacitor is connected to an internal error amplifier for compensation. As an example, the LED lighting system 200 can be implemented to operate in a quasi-resonant (QR) mode or in a discontinuous-conduction mode (DCM). In another example, the controller 202 does not include a terminal COMP (e.g., a pin) and does not include an external compensation capacitor connected to such a terminal either, compared with the controller 102. In yet another example, the system 200 does not include a power supply network (e.g., the network including the resistor 116 (e.g., R5), the diode 118 (e.g., D2) and the Zener diode 120 (e.g., ZD1) as shown in
According to one embodiment, the terminal 248 (e.g., terminal VDD) is connected to a gate terminal of the switch 308 and the UVLO component 302 detects the voltage 254. For example, if the voltage 254 is larger than a predetermined threshold (e.g., a UVLO threshold) in magnitude, the controller 202 begins to operate. In another example, the sensing component 310 detects, through the terminal 242 (e.g., terminal FB), the feedback signal 258 to determine whether the demagnetization process associated with the inductive component 226 has completed and outputs a signal 330. In yet another example, the sensing component 310 determines whether the output voltage 258 exceeds a threshold so as to trigger an over-voltage mechanism.
According to another embodiment, the error amplifier 316 detects, through the terminal 244 (e.g., terminal CS), an output current 260 flowing through the one or more LEDs 232. For example, the low pass filter 318 receives the sensing signal 256 and outputs a signal 326 to the error amplifier 316 which also receives a reference signal 328. In another example, the error amplifier 316 outputs a signal 388 (e.g., Vc) to the modulation component 312 which also receives the signal 330 from the sensing component 310 and a ramp signal 324 from the ramping-signal generator 320. In yet another example, the modulation component 312 outputs a modulation signal 332 to the driver 314 which outputs a drive signal 334 to the switch 322 (e.g., at the gate terminal). In some embodiments, current consumption of the system 200 is reduced to a low magnitude with the operation of the controller 202, which may result in a fast start-up process. In certain embodiments, the error amplifier 316 is not connected directly to any controller terminal (e.g., any pin on a chip).
According to one embodiment, the low pass filter 318 is configured to filter out the high frequency components of the signal 324 and outputs the signal 326 to the transconductance amplifier 406 (e.g., at the inverting input terminal, “−”). For example, the switch 410 (e.g., SW1) is connected between an output terminal of the transconductance amplifier 406 and the resistor 416 (e.g., R2). In another example, the resistor 416 is connected to the capacitor 418 (e.g., C2) which is connected to the operational amplifier 414 (e.g., at the non-inverting input terminal, “+”). In yet another example, the switch 412 (e.g., SW2) is connected between an output terminal of the operational amplifier 414 and the resistor 408 which is connected to the output terminal of the transconductance amplifier 406. In yet another example, the output terminal of the operational amplifier 414 is connected to its inverting input terminal, “−”. In some embodiments, the capacitor 418 includes terminals 490 and 492. For example, the terminal 490 is not connected directly to any controller terminal (e.g., any pin on a chip).
According to another embodiment, the switch 410 (e.g., SW1) and the switch 412 (e.g., SW2) operate in response to a switching signal 420 (e.g., K1) and a switching signal 422 (e.g., K2), respectively. For example, the switching signal 420 (e.g., K1) and the switching signal 422 (e.g., K2) are complementary logic signals. In another example, the switching signal 420 (e.g., K1) and the switching signal 422 (e.g., K2) are clock signals generated by the controller 202, both corresponding to a same frequency.
According to one embodiment, during a first time period (e.g., T1), the switching signal 420 (e.g., K1) is at a logic high level, and the switching signal 422 (e.g., K2) is at a logic low level. For example, during a second time period (e.g., T2), the switching signal 422 is at a logic high level, and the switching signal 420 is at a logic low level.
Referring to
According to certain embodiments, if the switching signal 420 (e.g., K1) is at the logic low level during another time period (e.g., T2), then the switch 410 (e.g., SW1) is opened (e.g., being turned off). For example, the transconductance amplifier 406 is not connected to the capacitor 418 (e.g., C2), and the signal 388 associated with the capacitor 418 (e.g., C2) keeps at a magnitude before the switch 410 (e.g., SW1) is opened. In some embodiments, if the system 200 operates for a long period of time, the effective transconductance of the error amplifier 316 is determined as follows:
where D represents a duty cycle associated with the switch 410 (e.g., SW1), and gm represents the transconductance of the transconductance amplifier 406. For example, if the duty cycle associated with the switch 410 is far less than 1, the effective transconductance of the error amplifier 316 is reduced (e.g., proportionally), and correspondingly the capacitor 418 may have a smaller capacitance.
According to one embodiment, if the switching signal 420 (e.g., K1) is at the logic low level during another time period (e.g., T2), the switching signal 422 (e.g., K2) is at the logic high level and the switch 412 (e.g., SW2) is closed (e.g., being turned on). For example, the signal 424 is clamped to be equal in magnitude to the signal 388 (e.g., the voltage on the capacitor 418, C2), considering the characteristics of the operational amplifier 414 which may serve as a buffer, so as to maintain the output of the transconductance amplifier 406 in a normal operation range. As an example, transient effects from the changes of the switching signal 420 (e.g., K1) are suppressed through proper measures.
As discussed above and further emphasized here,
The system 600 adjusts an operating frequency through one or more external components (e.g., the resistor 610) connected to the terminal 640 (e.g., terminal Fset), according to some embodiments. For example, an alternate-current (AC) input voltage 650 is applied to the system 600. As an example, the rectifying component 604 outputs a bulk voltage 652 (e.g., a rectified voltage no smaller than 0 V) associated with the AC input voltage 650. In another example, the capacitor 612 (e.g., C3) is charged in response to the bulk voltage 652 through the resistor 608 (e.g., R1), and a voltage 654 is provided to the controller 602 at the terminal 648 (e.g., terminal VDD). In yet another example, if the voltage 654 is larger than a threshold voltage (e.g., an under-voltage lock-out threshold) in magnitude, the controller 602 begins to operate, and a voltage associated with the terminal 648 (e.g., terminal VDD) is clamped to a predetermined voltage. In yet another example, the terminal 638 (e.g., terminal DRAIN) is connected to a drain terminal of an internal power switch. In yet another example, the controller 602 outputs a drive signal (e.g., a pulse-width-modulation signal) with a certain frequency and a certain duty cycle to close (e.g., turn on) or open (e.g., turn off) the internal power switch so that the system 600 operates normally.
According to another embodiment, if the internal power switch is closed (e.g., being turned on), the controller 602 detects the current flowing through one or more LEDs 632 through the resistor 622 (e.g., R2). For example, a sensing signal 656 generated on the resistor 622 (e.g., R2) is provided through the terminal 644 (e.g., terminal CS) to the controller 602 for signal processing during different switching periods associated with the internal power switch. In another example, when the internal power switch is opened (e.g., being turned off) during each switching period is affected by peak magnitudes of the signal 656 on the resistor 622 (e.g., R2). In yet another example, the inductive component 626 is connected with the resistors 624 and 628 which generate a feedback signal 658. In yet another example, the controller 602 receives the feedback signal 658 through the terminal 642 (e.g., terminal FB) for detection of a demagnetization process of the inductive component 626 to determine when the internal power switch is closed (e.g., being turned on).
According to yet another embodiment, the controller 602 includes an internal capacitor for compensation to achieve high power factor and high-precision constant LED current regulation. For example, the internal capacitor is connected to an internal error amplifier for compensation. As an example, the LED lighting system 600 can be implemented to operate in a quasi-resonant (QR) mode or in a discontinuous-conduction mode (DCM). In another example, the controller 602 does not include a terminal COMP (e.g., a pin) and does not include an external compensation capacitor connected to such a terminal either, compared with the controller 102. In yet another example, the system 600 does not include a power supply network (e.g., the network including the resistor 116 (e.g., R5), the diode 118 (e.g., D2) and the Zener diode 120 (e.g., ZD1) as shown in
According to yet another embodiment, a current 690 flows through the terminal 640 (e.g., terminal Fset) and a voltage 688 is generated by the resistor 610 in response to the current 690. For example, the current 690 flows from the terminal 640 toward the resistor 610. In another example, the current 690 flows from the resistor 610 toward the terminal 640. In yet another example, the controller 602 generates an internal clock signal using the voltage 688, and the operating frequency of the system 600 is related to the internal clock signal. In some embodiments, the resistance of the resistor 610 is changed so that the voltage 688 is changed to affect the operating frequency of the system 600.
In some embodiments, the error amplifier 716 is the same as the error amplifier 316. In certain embodiments, the low pass filter 718 is the same as the low pass filter 318. In particular embodiments, the driver 714 is the same as the driver 314.
According to one embodiment, the terminal 648 (e.g., terminal VDD) is connected to a gate terminal of the switch 708 and the UVLO component 702 detects the voltage 754. For example, if the voltage 754 is larger than a predetermined threshold (e.g., a UVLO threshold) in magnitude, the controller 602 begins to operate. In another example, the sensing component 710 detects, through the terminal 642 (e.g., terminal FB), the feedback signal 658 to determine whether the demagnetization process associated with the inductive component 626 has completed and outputs a signal 730. In yet another example, the sensing component 710 determines whether the output voltage 658 exceeds a threshold so as to trigger an over-voltage mechanism.
According to another embodiment, the error amplifier 716 detects, through the terminal 644 (e.g., terminal CS), an output current 660 flowing through the one or more LEDs 632. For example, the low pass filter 718 receives the sensing signal 656 and outputs a signal 726 to the error amplifier 716 which also receives a reference signal 728. In another example, the error amplifier 716 outputs a signal 788 (e.g., Vc) to the modulation component 712 which also receives the signal 730 from the sensing component 710. In yet another example, the modulation component 712 receives a clock signal 725 and a ramp signal 724 from the signal generator 720 which receives the voltage 688 through the terminal 640 (e.g., terminal Fset). In yet another example, the modulation component 712 outputs a modulation signal 732 to the driver 714 which outputs a drive signal 734 to the switch 722 (e.g., at the gate terminal). As an example, the clock signal 725 and the ramp signal 724 are of a same frequency related to the operating frequency of the system 600 which corresponds to an operational period. As another example, the operational period includes a ramp-up period and a ramp-down period. As yet another example, the ramp signal ramps up from a first magnitude to a second magnitude during the ramp-up period and ramps down from the second magnitude to the first magnitude during the ramp-down period, the first magnitude and the second magnitude being different. In some embodiments, current consumption of the system 600 is reduced to a low magnitude with the operation of the controller 602, which may result in a fast start-up process.
According to one embodiment, the current 690 (e.g., generated by a current source component 860) flows through the terminal 640 (e.g., terminal Fset) to generate the voltage 688 and has a predetermined magnitude. For example, the current 690 flows from the terminal 640 toward the resistor 610. In another example, the current 690 flows from the resistor 610 toward the terminal 640. In yet another example, the converter 802 generates a current 808 (e.g., Ic) based on the voltage 688. In yet another example, the oscillator 804 receives the current 808 and a reference current 806 (e.g., I0) and outputs the ramp signal 724 and the clock signal 725. As an example, the clock signal 725 and the ramp signal 724 are of a same frequency. In another example, the reference current 806 has a predetermined magnitude.
According to one embodiment, the switch 918 is connected to the comparator 902 (e.g., at the non-inverting input terminal, “+”), and the capacitor 916 is connected to the comparator 902 (e.g., at the inverting input terminal, “−”). For example, a charge current 906 (e.g., generated by a current sink component 960) flows through the switch 908 if the switch 908 is closed (e.g., being turned on) to charge the capacitor 916 to generate the ramp signal 724 which is received by the comparator 902 (e.g., at the inverting input terminal, “−”). In another example, the switches 908 and 912 are controlled by switching signals 910 and 914, respectively. In yet another example, the switching signals 910 and 914 are complementary to each other (e.g., as shown in
According to one embodiment, at time to, the oscillator 804 begins to operate, and the switch 918 passes the voltage 924 (e.g., VH) to the comparator 902. For example, between the time to and time ti, the switching signal 910 (e.g., K1) is at the logic high level (e.g., as shown by the waveform 982), and in response the switch 908 is closed (e.g., being turned on). In another example, the switching signal 914 (e.g., K2) is at the logic low level (e.g., as shown by the waveform 984), and in response the switch 912 is open (e.g., being turned off). In yet another example, the capacitor 916 is charged in response to the current 906 which flows through the switch 908. In yet another example, between the time t0 and the time t1, the ramp signal 724 increases (e.g., linearly) in magnitude over time (e.g., as shown by the waveform 980).
According to another embodiment, if the ramp signal 724 increases to become larger than the voltage 924 (e.g., VH) in magnitude (e.g., at the time t1), the switching signal 910 (e.g., K1) changes to the logic low level (e.g., as shown by the waveform 982), and in response the switch 908 is opened (e.g., being turned off). For example, the switching signal 914 (e.g., K2) changes to the logic high level (e.g., at the time t1 as shown by the waveform 984), and in response the switch 912 is closed (e.g., being turned on). In another example, the switch 918 passes the voltage 926 (e.g., VL) to the comparator 902. In yet another example, the capacitor 916 begins to be discharged based at least in part on the current 808 (e.g., Ic) and the current 806 (e.g., I0). As an example, the current 808 (e.g., Ic) is generated by a current sink component 962, and the current 806 (e.g., I0) is generated by a current sink component 964. As another example, between the time t1 and time t2, the switching signal 910 (e.g., K1) remains at the logic low level (e.g., as shown by the waveform 982), and the switching signal 914 (e.g., K2) remains at the logic high level (e.g., as shown by the waveform 984). In yet another example, the ramp signal 724 decreases (e.g., linearly) in magnitude.
According to yet another example, if the ramp signal 724 decreases to become smaller than the voltage 926 (e.g., VL) in magnitude (e.g., at the time t2), the switching signal 910 (e.g., K1) changes to the logic high level (e.g., as shown by the waveform 982), and in response the switch 908 is closed (e.g., being turned on). For example, the switching signal 914 (e.g., K2) changes to the logic low level (e.g., as shown by the waveform 984), and in response the switch 912 is opened (e.g., being turned off). In another example, the switch 918 passes the voltage 926 (e.g., VH) to the comparator 902. In yet another example, the capacitor 916 begins to be charged in response to the current 906 that flows through the switch 908 again.
According to some embodiments, if the resistance of the resistor 610 is changed, the voltage 688 changes in magnitude, and in response the current 808 (e.g., Ic) changes in magnitude, which may change the duration of charging/discharging the capacitor 916 and thus the operating frequency of the system 600. For example, if the current 808 (e.g., Ic) decreases in magnitude, the duration of discharging the capacitor 916 increases (e.g., from T1 to T2 as shown in
As discussed above and further emphasized here,
Also, as discussed above and further emphasized here,
According to one embodiment, an alternate-current (AC) input voltage 1150 is applied to the system 1100. For example, the rectifying component 1104 outputs a bulk voltage 1152 (e.g., a rectified voltage no smaller than 0 V) associated with the AC input voltage 1150. In another example, the capacitor 1112 (e.g., C3) is charged in response to the bulk voltage 1152 through the resistor 1108 (e.g., R1), and a voltage 1154 is provided to the controller 1102 at the terminal 1148 (e.g., terminal VDD). In yet another example, if the voltage 1154 is larger than a threshold voltage (e.g., an under-voltage lock-out threshold) in magnitude, the controller 1102 begins to operate, and a voltage associated with the terminal 1148 (e.g., terminal VDD) is clamped to a predetermined voltage. In yet another example, the terminal 1138 (e.g., terminal DRAIN) is connected to a drain terminal of an internal power switch. In yet another example, the controller 1102 outputs a drive signal (e.g., a pulse-width-modulation signal) with a certain frequency and a certain duty cycle to close (e.g., turn on) or open (e.g., turn off) the internal power switch so that the system 1100 operates normally.
According to another embodiment, if the internal power switch is closed (e.g., being turned on), the controller 1102 detects the current flowing through one or more LEDs 1132 through the resistor 1122 (e.g., R2). For example, a sensing signal 1156 generated on the resistor 1122 (e.g., R2) is provided through the terminal 1144 (e.g., terminal CS) to the controller 1102 for signal processing during different switching periods associated with the internal power switch. In another example, when the internal power switch is opened (e.g., being turned off) during each switching period is affected by peak magnitudes of the signal 1156 on the resistor 1122 (e.g., R2). In yet another example, the inductive component 1126 is connected with the resistors 1124 and 1128 which generate a feedback signal 1158. In yet another example, the controller 1102 receives the feedback signal 1158 through the terminal 1142 (e.g., terminal FB) for detection of a demagnetization process of the inductive component 1126 to determine when the internal power switch is closed (e.g., being turned on).
According to yet another embodiment, the controller 1102 includes an internal capacitor for compensation to achieve high power factor and high-precision constant LED current regulation. For example, the internal capacitor is connected to an internal error amplifier for compensation. In another example, the operating frequency of the system 1100 changes with the output of the internal error amplifier. In yet another example, the smaller in magnitude the output of the internal error amplifier, the smaller in magnitude the operating frequency of the system 1100. As an example, the LED lighting system 1100 can be implemented to operate in a DCM or QR mode. In another example, the controller 1102 does not include a terminal COMP (e.g., a pin) and does not include an external compensation capacitor connected to such a terminal either, compared with the controller 102. In yet another example, the system 1100 does not include a power supply network (e.g., the network including the resistor 116 (e.g., R5), the diode 118 (e.g., D2) and the Zener diode 120 (e.g., ZD1) as shown in
In some embodiments, the error amplifier 1216 is the same as the error amplifier 316. In certain embodiments, the low pass filter 1218 is the same as the low pass filter 318. In some embodiments, the driver 1214 is the same as the driver 314. In particular embodiments, the error amplifier 1216 is the same as the error amplifier 716. In certain embodiments, the low pass filter 1218 is the same as the low pass filter 718. In some embodiments, the modulation component 1212 is the same as the modulation component 712. In certain embodiments, the driver 1214 is the same as the driver 714.
According to one embodiment, the terminal 1148 (e.g., terminal VDD) is connected to a gate terminal of the switch 1208 and the UVLO component 1202 detects the voltage 1254. For example, if the voltage 1254 is larger than a predetermined threshold (e.g., a UVLO threshold) in magnitude, the controller 1102 begins to operate. In another example, the sensing component 1210 detects, through the terminal 1142 (e.g., terminal FB), the feedback signal 1158 to determine whether the demagnetization process associated with the inductive component 1126 has completed and outputs a signal 1230. In yet another example, the sensing component 1210 determines whether the output voltage 1158 exceeds a threshold so as to trigger an over-voltage mechanism.
According to another embodiment, the error amplifier 1216 detects, through the terminal 1144 (e.g., terminal CS), an output current 1160 flowing through the one or more LEDs 1132. For example, the low pass filter 1218 receives the sensing signal 1156 and outputs a signal 1226 to the error amplifier 1216 which also receives a reference signal 1228. In another example, the error amplifier 1216 outputs a signal 1288 (e.g., Vc) to the modulation component 1212 which also receives the signal 1230 from the sensing component 1210. In yet another example, the modulation component 1212 receives a clock signal 1225 and a ramp signal 1224 from the signal generator 1220 which receives the signal 1288 (e.g., VC). In yet another example, the modulation component 1212 outputs a modulation signal 1232 to the driver 1214 which outputs a drive signal 1234 to the switch 1222 (e.g., at the gate terminal). As an example, the clock signal 1225 and the ramp signal 1224 are of a same frequency related to the operating frequency of the system 1100. In some embodiments, current consumption of the system 1100 is reduced to a low magnitude with the operation of the controller 1102, which may result in a fast start-up process.
According to one embodiment, if the signal 1288 (e.g., VC) is smaller in magnitude than a first voltage (e.g., V1), the operating frequency of the system 1100 keeps at a magnitude 1304. For example, if the signal 1288 (e.g., VC) is larger in magnitude than a second voltage (e.g., V2), the operating frequency of the system 1100 keeps at a magnitude 1302. In another example, if the signal 1288 (e.g., VC) is smaller in magnitude than the second voltage (e.g., V2) and larger in magnitude than the first voltage (e.g., V1), the operating frequency of the system 1100 changes with the signal 1288 (e.g., VC). As an example, if the signal 1288 (e.g., VC) is smaller in magnitude than the second voltage (e.g., V2) and larger in magnitude than the first voltage (e.g., V1), the operating frequency of the system 1100 increases (e.g., linearly or non-linearly) with the increasing signal 1288 (e.g., VC).
According to one embodiment, the converter 1302 receives the signal 1288 (e.g., VC) and generates a current 1308 (e.g., Ic). For example, the oscillator 1304 receives the current 1308 and a reference current 1306 (e.g., I0) and outputs the ramp signal 1224 and the clock signal 1225. As an example, the clock signal 1225 and the ramp signal 1224 are of a same frequency. In another example, the reference current 1306 has a predetermined magnitude.
According to one embodiment, if the signal 1288 (e.g., VC) is smaller in magnitude than a first voltage (e.g., V1), the current 1308 (e.g., IC) keeps at a magnitude 1504. For example, if the signal 1288 (e.g., VC) is larger in magnitude than a second voltage (e.g., V2), the current 1308 (e.g., IC) keeps at a magnitude 1502. In another example, if the signal 1288 (e.g., VC) is smaller in magnitude than the second voltage (e.g., V2) and larger in magnitude than the first voltage (e.g., V1), the current 1308 (e.g., IC) changes with the signal 1288 (e.g., VC). As an example, if the signal 1288 (e.g., VC) is smaller in magnitude than the second voltage (e.g., V2) and larger in magnitude than the first voltage (e.g., V1), the current 1308 (e.g., IC) increases (e.g., linearly or non-linearly) with the increasing signal 1288 (e.g., VC).
As discussed above and further emphasized here,
In another embodiment,
According to another embodiment, a system controller includes: a first controller terminal configured to receive an input voltage, the first controller terminal being further configured to allow a first current flowing into the system controller based at least in part on the input voltage in response to one or more switches being closed; a second controller terminal configured to allow the first current to flow out of the system controller through the second controller terminal in response to the one or more switches being closed, the second controller terminal being further configured to receive a current sensing signal based at least in part on the first current; and a third controller terminal configured to be biased at a first voltage. The system controller further includes: a fourth controller terminal coupled to the third controller terminal through a first capacitor, the first capacitor not being any part of the system controller; an error amplifier configured to generate a compensation signal based at least in part on the current sensing signal, the error amplifier including a second capacitor; and a driver configured to generate a drive signal based at least in part on the compensation signal and output the drive signal to affect the first current flowing from the first controller terminal to the second controller terminal. The error amplifier further includes a first input terminal, a second input terminal, and an output terminal. The first input terminal is coupled directly or indirectly with the second controller terminal. The second input terminal is configured to receive a second voltage. The output terminal is coupled to the second capacitor not through any controller terminal. For example, the system controller is implemented according to at least
According to another embodiment, a system controller is provided for regulating a current flowing from a first controller terminal to a second controller terminal. The system controller includes: a low pass filter configured to receive a current sensing signal related to the current flowing from the first controller terminal to the second controller terminal, the low pass filter being further configured to generate a filtered signal based at least in part on the current sensing signal; an error amplifier configured to receive the filtered signal and a first reference signal and generate a compensation signal based at least in part on the filtered signal and the first reference signal, the error amplifier including a capacitor; and a driver configured to generate a drive signal based on at least information associated with the compensation signal and output the drive signal to one or more switches to affect the current flowing from the first controller terminal to the second controller terminal. The error amplifier further includes a first input terminal, a second input terminal, and an output terminal. The first input terminal is configured to receive the filtered signal. The second input terminal is configured to receive the reference signal. The output terminal is coupled directly to the capacitor. For example, the system controller is implemented according to at least
According to yet another embodiment, an error amplifier includes: a transconductance amplifier including a first input terminal and a second input terminal and a first output terminal, the first input terminal being configured to receive a first voltage signal, the second input terminal being configured to receive a second voltage signal, the first output terminal being configured to generate a current signal based at least in part on the first voltage signal and the second voltage signal; a first switch including a first switch terminal and a second switch terminal and configured to be open or closed in response to a first control signal, the first switch terminal being coupled to the first output terminal; a capacitor including a first capacitor terminal and a second capacitor terminal, the first capacitor terminal being coupled to the second switch terminal; an operational amplifier including a third input terminal, a fourth input terminal, and a second output terminal, the third input terminal being coupled to the first capacitor terminal; and a second switch including a third switch terminal and a fourth switch terminal, the third switch terminal being coupled to the second output terminal, the fourth switch terminal being coupled to the first output terminal, the second switch being configured to be open or closed in response to a second control signal. If the first control signal is at a first logic level, the second control signal is at a second logic level. If the first control signal is the second logic level, the second control signal is at the first logic level. The first logic level and the second logic level are different. For example, the error amplifier is implemented according to at least
In one embodiment, a system controller includes: a first controller terminal configured to allow a first current to flow out of the system controller through the first controller terminal to a resistor associated with a resistance, the first controller terminal being further configured to receive a voltage signal based at least in part on the first current and the resistance, the resistor not being any part of the system controller. The system controller is configured to process the received voltage signal, generate a clock signal associated with an operating frequency based at least in part on the voltage signal, and change the operating frequency based at least in part on the resistance. For example, the system controller is implemented according to at least
In another embodiment, a system controller is provided for regulating a current flowing through one or more light emitting diodes. The system controller includes: a voltage-to-current converter configured to receive a first voltage associated with a first controller terminal and generate a first current based at least in part on the first voltage, the first controller terminal being configured to provide a second current to a resistor for generating the first voltage; an oscillator configured to receive the first current and generate a clock signal based at least in part on the first current, the clock signal being associated with an operating frequency of the system controller; and a driver configured to generate a drive signal associated with the operating frequency and output the drive signal to affect a third current flowing through one or more light emitting diodes. The oscillator is further configured to generate a ramp signal associated with an operating frequency based at least in part on the first current, the operating frequency corresponding to an operating period, the operating period including a ramp-up period and a ramp-down period. The oscillator is further configured to: ramp up the ramp signal from a first magnitude to a second magnitude during the ramp-up period and ramp down the ramp signal from the second magnitude to the first magnitude during the ramp-down period, the first magnitude and the second magnitude being different; and adjust a duration of the ramp-down period in response to a change of the voltage signal in magnitude. For example, the system controller is implemented according to at least
In yet another embodiment, a system controller is provided for regulating a current flowing through one or more light emitting diodes. The system controller includes: an error amplifier configured to receive a first voltage related to a first current flowing out of a first controller terminal and generate a second voltage based at least in part on the first voltage; a clock-signal generator configured to receive the second voltage and generate a clock signal based at least in part on the second voltage, the clock signal being associated with an operating frequency of the system controller; and a driver configured to generate a drive signal associated with the operating frequency and output the drive signal to affect a second current flowing through one or more light emitting diodes. The system controller is further configured to: keep the operating frequency unchanged at a first frequency magnitude in response to the second voltage changing if the second voltage remains smaller than a first voltage magnitude; keep the operating frequency unchanged at a second frequency magnitude in response to the second voltage changing if the second voltage remains larger than a second voltage magnitude; and change the operating frequency in response to the second voltage changing if the second voltage remains larger than the first voltage magnitude and smaller than the second voltage magnitude. The second voltage magnitude is larger than the first voltage magnitude. For example, the system controller is implemented according to at least
In yet another embodiment, a method is provided for regulating a current flowing through one or more light emitting diodes. The method includes: receiving a first voltage related to a first current flowing out of a first controller terminal; generating a second voltage based at least in part on the first voltage; receiving the second voltage; generating a clock signal based at least in part on the second voltage, the clock signal being associated with an operating frequency; generating a drive signal associated with the operating frequency; and outputting the drive signal to affect a second current flowing through one or more light emitting diodes. Generating a clock signal based at least in part on the second voltage includes: keeping the operating frequency unchanged at a first frequency magnitude in response to the second voltage changing if the second voltage remains smaller than a first voltage magnitude; keeping the operating frequency unchanged at a second frequency magnitude in response to the second voltage changing if the second voltage remains larger than a second voltage magnitude; and changing the operating frequency in response to the second voltage changing if the second voltage remains larger than the first voltage magnitude and smaller than the second voltage magnitude. The second voltage magnitude is larger than the first voltage magnitude. For example, the method is implemented according to at least
For example, some or all components of various embodiments of the present invention each are, individually and/or in combination with at least another component, implemented using one or more software components, one or more hardware components, and/or one or more combinations of software and hardware components. In another example, some or all components of various embodiments of the present invention each are, individually and/or in combination with at least another component, implemented in one or more circuits, such as one or more analog circuits and/or one or more digital circuits. In yet another example, various embodiments and/or examples of the present invention can be combined.
Although specific embodiments of the present invention have been described, it will be understood by those of skill in the art that there are other embodiments that are equivalent to the described embodiments. Accordingly, it is to be understood that the invention is not to be limited by the specific illustrated embodiments, but only by the scope of the appended claims.
| Number | Date | Country | Kind |
|---|---|---|---|
| 2015 1 0581725 | Sep 2015 | CN | national |
This application is a continuation of U.S. patent application Ser. No. 15/041,985, filed Feb. 11, 2016, which is a continuation of U.S. patent application Ser. No. 14/926,671, filed Oct. 29, 2015, which claims priority to Chinese Patent Application No. 201510581725.9, filed Sep. 14, 2015, all of the above-referenced applications being incorporated by reference herein for all purposes.
| Number | Name | Date | Kind |
|---|---|---|---|
| 5615093 | Nalbant | Mar 1997 | A |
| 7230406 | Huang | Jun 2007 | B2 |
| 9049763 | Chiang et al. | Jun 2015 | B1 |
| 9872347 | Li | Jan 2018 | B2 |
| 9883556 | Li et al. | Jan 2018 | B2 |
| 20060043943 | Huang et al. | Mar 2006 | A1 |
| 20090015178 | Liu | Jan 2009 | A1 |
| 20090019682 | Liu | Jan 2009 | A1 |
| 20090058322 | Toma et al. | Mar 2009 | A1 |
| 20100015178 | Lu et al. | Jan 2010 | A1 |
| 20100019682 | Lu et al. | Jan 2010 | A1 |
| 20100148681 | Kuo et al. | Jun 2010 | A1 |
| 20110292704 | Makino et al. | Dec 2011 | A1 |
| 20130088172 | Kikuchi et al. | Apr 2013 | A1 |
| 20130278165 | Kikuchi et al. | Oct 2013 | A1 |
| 20140354186 | Sun et al. | Dec 2014 | A1 |
| 20150311804 | Fang | Oct 2015 | A1 |
| 20170079097 | Li et al. | Mar 2017 | A1 |
| 20170079104 | Li et al. | Mar 2017 | A1 |
| 20180098396 | Li et al. | Apr 2018 | A1 |
| 20180124886 | Li et al. | May 2018 | A1 |
| Number | Date | Country |
|---|---|---|
| 101014221 | Aug 2007 | CN |
| 101453818 | Jun 2009 | CN |
| 102143629 | Aug 2011 | CN |
| 201928475 | Aug 2011 | CN |
| 102364857 | Feb 2012 | CN |
| 102484931 | May 2012 | CN |
| 103248108 | Aug 2013 | CN |
| 103503562 | Jan 2014 | CN |
| 204258753 | Apr 2015 | CN |
| 104602390 | May 2015 | CN |
| 204392623 | Jun 2015 | CN |
| 201829 | Mar 1993 | TW |
| 459466 | Oct 2001 | TW |
| 200904253 | Jan 2009 | TW |
| 201043078 | Dec 2010 | TW |
| 201216765 | Apr 2012 | TW |
| 201401932 | Jan 2014 | TW |
| 201404242 | Jan 2014 | TW |
| 201438520 | Oct 2014 | TW |
| Entry |
|---|
| China Patent Office, Office Action dated Mar. 13, 2017, in Application No. 201510581725.9. |
| Taiwan Intellectual Property Office, Office Action dated Jul. 21, 2017, in Application No. 106105378. |
| Taiwan Intellectual Property Office, Office Action dated Jul. 19, 2017, in Application No. 106105381. |
| Taiwan Intellectual Property Office, Office Action dated Jul. 20, 2017, in Application No. 106105382. |
| Taiwan Intellectual Property Office, Office Action dated Oct. 14, 2016, in Application No. 104133566. |
| Taiwan Intellectual Property Office, Office Action dated Jun. 28, 2017, in Application No. 106105377. |
| United States Patent and Trademark Office, Office Action dated May 1, 2017, in U.S. Appl. No. 14/926,671. |
| United States Patent and Trademark Office, Office Action dated Nov. 7, 2016, in U.S. Appl. No. 14/926,671. |
| United States Patent and Trademark Office, Notice of Allowance dated Oct. 2, 2017, in U.S. Appl. No. 14/926,671. |
| United States Patent and Trademark Office, Office Action dated Mar. 20, 2017, in U.S. Appl. No. 15/041,985. |
| United States Patent and Trademark Office, Notice of Allowance dated Sep. 14, 2017, in U.S. Appl. No. 15/041,985. |
| China Patent Office, Office Action dated Jan. 22, 2018, in Application No. 201510581725.9. |
| United States Patent and Trademark Office, Notice of Allowance dated Mar. 28, 2018, in U.S. Appl. No. 15/835,251. |
| United States Patent and Trademark Office, Notice of Allowance dated Jul. 11, 2018, in U.S. Appl. No. 15/835,251. |
| United States Patent and Trademark Office, Office Action dated Feb. 27, 2018, in U.S. Appl. No. 15/836,493. |
| China Patent Office, Office Action dated Aug. 7, 2018, in Application No. 201710724898.0. |
| United States Patent and Trademark Office, Office Action dated Aug. 27, 2018, in U.S. Appl. No. 15/836,493. |
| United States Patent and Trademark Office, Notice of Allowance dated Jan. 3, 2019, in U.S. Appl. No. 15/836,493. |
| United States Patent and Trademark Office, Office Action dated Jan. 17, 2019, in U.S. Appl. No. 16/151,076. |
| Number | Date | Country | |
|---|---|---|---|
| 20180132317 A1 | May 2018 | US |
| Number | Date | Country | |
|---|---|---|---|
| Parent | 15041985 | Feb 2016 | US |
| Child | 15835267 | US | |
| Parent | 14926671 | Oct 2015 | US |
| Child | 15041985 | US |
