Patent Grant
9614445
This application claims priority to Chinese Patent Application No. 201310306106.X, filed Jul. 19, 2013, commonly assigned, incorporated by reference herein for all purposes.
The present invention is directed to integrated circuits. More particularly, the invention provides a system and method for current regulation. Merely by way of example, the invention has been applied to power conversion systems. But it would be recognized that the invention has a much broader range of applicability.
Light emitting diodes (LEDs) are widely used for lighting applications. Oftentimes, the currents flowing through LEDs need to be approximately constant. The output-current precision of LEDs is usually used for determining the constant-current properties of a LED lighting system.
An alternate-current (AC) input voltage 152 is applied to the system 100. A bulk voltage 150 (e.g., a rectified voltage no smaller than 0 V) associated with the AC input voltage 152 is received by the resistor 104. The capacitor 106 is charged in response to the bulk voltage 150, and a voltage 154 is provided to the controller 102 at the terminal 138 (e.g., terminal VCC). If the voltage 154 is larger than a predetermined threshold voltage (e.g., a under-voltage lock-out threshold) in magnitude, the controller 102 begins to operate normally, and outputs a driving signal 156 through the terminal 142 (e.g., terminal GATE). For example, the driving signal 156 is a pulse-width-modulation (PWM) signal with a switching frequency and a duty cycle. The switch 128 is closed (e.g., being turned on) or open (e.g., being turned off) in response to the driving signal 156 so that the output current 158 is regulated to be approximately constant.
The auxiliary winding 116 charges the capacitor 106 through the diode 108 when the switch 128 is closed (e.g., being turned on) in response to the driving signal 156 so that the controller 102 can operate normally. A feedback signal 160 is provided to the controller 102 through the terminal 140 (e.g., terminal FB) in order to detect the ending of a demagnetization process of the secondary winding 118 for charging or discharging the capacitor 134 using an internal error amplifier in the controller 102. The resistor 130 is used for detecting a primary current 162 flowing through the primary winding 112, and a current-sensing signal 164 is provided to the controller 102 through the terminal 144 (e.g., terminal CS) to be processed during each switching cycle. Peak magnitudes of the current-sensing signal 164 are sampled and provided to the internal error amplifier. The capacitor 120 is used to keep an output voltage 168 stable.
As shown in
As shown in
Under stable normal operations, an average output current is determined, according to the following equation, without taking into account any error current:
where N represents a turns ratio between the primary winding 112 and the secondary winding 114, Vref_ea represents the reference signal 222 and Rcs represents the resistance of the resistor 130.
But the system 100 has problems in regulating the output current to be approximately constant. Hence it is highly desirable to improve the techniques of regulating output currents of power conversion systems.
The present invention is directed to integrated circuits. More particularly, the invention provides a system and method for current regulation. Merely by way of example, the invention has been applied to power conversion systems. But it would be recognized that the invention has a much broader range of applicability.
According to one embodiment, an error amplifier for processing a reference signal and an input signal associated with a current of a power conversion system includes a first operational amplifier, a second operational amplifier, a first transistor, a second transistor, a current mirror component, a switch, a first resistor and a second resistor. The first operational amplifier includes a first input terminal, a second input terminal and a first output terminal, the first input terminal being configured to receive a reference signal. The first transistor includes a first transistor terminal, a second transistor terminal and a third transistor terminal, the first transistor terminal being configured to receive a first amplified signal from the first output terminal, the third transistor terminal being coupled to the second input terminal. The second operational amplifier includes a third input terminal, a fourth input terminal and a second output terminal, the third input terminal being configured to receive an input signal associated with a current flowing through a primary winding of a power conversion system. The second transistor includes a fourth transistor terminal, a fifth transistor terminal and a sixth transistor terminal, the fourth transistor terminal being configured to receive a second amplified signal from the second output terminal, the sixth transistor terminal being coupled to the fourth input terminal. The current mirror component includes a first component terminal and a second component terminal, the first component terminal being coupled to the second transistor terminal. The switch includes a first switch terminal and a second switch terminal, the first switch terminal being coupled to the second component terminal, the second switch terminal being coupled to the fifth transistor terminal. The first resistor includes a first resistor terminal and a second resistor terminal, the first resistor being associated with a first resistance, the first resistor terminal being coupled to the second input terminal. The second resistor includes a third resistor terminal and a fourth resistor terminal, the second resistor being associated with a second resistance, the third resistor terminal being coupled to the fourth input terminal. The first resistance is larger than the second resistance in magnitude. The second component terminal is configured to output an output signal based on at least information associated with the reference signal and the input signal.
According to another embodiment, a system controller for regulating a power conversion system includes a first controller terminal configured to receive a first voltage associated with a first current, the first current being related to an input voltage of a power conversion system, a compensation component coupled to the first controller terminal and configured to, if the first voltage satisfies one or more first conditions, generate a compensation current based on at least information associated with the first current, and a second controller terminal coupled to the compensation component and configured to provide a compensation voltage based on at least information associated with the compensation current, the compensation voltage being equal in magnitude to the compensation current multiplied by a compensation resistance, the compensation resistance being associated with a compensation resistor. The system controller further includes a current sensing component configured to receive a second voltage and generate an output signal, the second voltage being equal to a sum of a third voltage and the compensation voltage in magnitude, the third voltage being proportional to a second current flowing through a primary winding of the power conversion system, and an error amplifier configured to receive the output signal and a reference signal, generate an amplified signal based on at least information associated with the output signal and the reference signal, and output the amplified signal to affect a switch associated with the second current.
According to yet another embodiment, a system controller for regulating a power conversion system includes a first controller terminal configured to receive a feedback signal associated with an output voltage of a power conversion system, a compensation component coupled to the first controller terminal and configured to sample the feedback signal during a demagnetization process of the power conversion system and generate a compensation current based on at least information associated with the sampled feedback signal, and a second controller terminal coupled to the compensation component and configured to provide a compensation voltage based on at least information associated with the compensation current, the compensation voltage being equal in magnitude to the compensation current multiplied by a compensation resistance, the compensation resistance being associated with a compensation resistor. In addition, the system controller includes a current sensing component configured to receive an input voltage and generate an output signal, the input voltage being equal to a sum of a first voltage and the compensation voltage in magnitude, the first voltage being proportional to a first current flowing through a primary winding of the power conversion system, and an error amplifier configured to receive the output signal and a reference signal, generate an amplified signal based on at least information associated with the output signal and the reference signal, and output the amplified signal to affect a switch associated with the first current.
According to yet another embodiment, a system controller for regulating a power conversion system includes a first controller terminal configured to receive a feedback signal associated with an output voltage of a power conversion system, a compensation component coupled to the first controller terminal and configured to sample the feedback signal during a demagnetization process of the power conversion system and generate a compensation current based on at least information associated with the sampled feedback signal, and an error amplifier including a first input terminal, a second input terminal, and an output terminal coupled to the compensation component. The first input terminal is configured to receive an input voltage, the second input terminal is configured to receive a reference voltage, and the output terminal is configured to output a first output current related to a difference between the input voltage and the reference voltage in magnitude. The error amplifier and the compensation component are further configured to generate a second output current equal to a difference between the first output current and the compensation current in magnitude.
In one embodiment, a method for regulating a power conversion system includes receiving a first voltage associated with a first current, the first current being related to an input voltage of a power conversion system, generating, if the first voltage satisfies one or more first conditions, a compensation current based on at least information associated with the first current, and providing an compensation voltage based on at least information associated with the compensation current, the compensation voltage being equal in magnitude to the compensation current multiplied by a compensation resistance, the compensation resistance being associated with a compensation resistor. The method further includes receiving an input voltage, the input voltage being equal to a sum of a second voltage and the compensation voltage in magnitude, the second voltage being proportional to a second current flowing through a primary winding of the power conversion system, generating an output signal based on at least information associated with the input voltage, and receiving the output signal and a reference signal. In addition, the method includes generating an amplified signal based on at least information associated with the output signal and the reference signal, and outputting the amplified signal in order to affect a switch associated with the second current.
In another embodiment, a method for regulating a power conversion system includes receiving a feedback signal associated with an output voltage of a power conversion system, sampling the feedback signal during a demagnetization process of the power conversion system, and generating a compensation current based on at least information associated with the sampled feedback signal. The method further includes providing a compensation voltage based on at least information associated with the compensation current, the compensation voltage being equal in magnitude to the compensation current multiplied by a compensation resistance, the compensation resistance being associated with a compensation resistor, receiving an input voltage, the input voltage being equal to a sum of a first voltage and the compensation voltage in magnitude, the first voltage being proportional to a first current flowing through a primary winding of the power conversion system, and generating an output signal. In addition, the method includes receiving the output signal and a reference signal, generating an amplified signal based on at least information associated with the output signal and the reference signal, and outputting the amplified signal to affect a switch associated with the first current.
In yet another embodiment, a method for regulating a power conversion system includes receiving a feedback signal associated with an output voltage of a power conversion system, sampling the feedback signal during a demagnetization process of the power conversion system, and generating a compensation current based on at least information associated with the sampled feedback signal. Additionally, the method includes receiving an input voltage at a first input terminal of an error amplifier, and the error amplifier further includes a second input terminal and an output terminal. Moreover, the method includes receiving a reference voltage at the second input terminal, generating a first output current at the output terminal related to a difference between the input voltage and the reference voltage in magnitude, and outputting a second output current equal to a difference between the first output current and the compensation current in magnitude.
Depending upon embodiment, one or more benefits may be achieved. These benefits and various additional objects, features and advantages of the present invention can be fully appreciated with reference to the detailed description and accompanying drawings that follow.
The present invention is directed to integrated circuits. More particularly, the invention provides a system and method for current regulation. Merely by way of example, the invention has been applied to power conversion systems. But it would be recognized that the invention has a much broader range of applicability.
According to Equation 1, N, Rcs and Vref_ea may affect the precision of the constant output current. N and Rcs are parameters of peripheral components, and can be selected through system design. Thus, the reference signal 222 affects significantly the precision of the constant output current. In actual applications, the average output current and the turns ratio of the transformer 110 are often predetermined, and thus the ratio between Rcs and Vref_ea is also approximately fixed. Therefore, the larger the reference signal 222 is in magnitude, the larger the resistance of the resistor 130. A large resistance of the resistor 130 often results in large power loss, and thus the reference signal 222 may need to have a small magnitude for better efficiency. But non-ideal factors (e.g., offset errors, gain errors) may have larger negative effects on the precision of the constant output current if the reference signal 222 has a small magnitude.
According to one embodiment, an alternate-current (AC) input voltage 452 is applied to the system 400. For example, a bulk voltage 450 (e.g., a rectified voltage no smaller than 0 V) associated with the AC input voltage 452 is received by the resistor 404. In another example, the capacitor 406 is charged in response to the bulk voltage 450, and a voltage 454 is provided to the controller 402 at the terminal 438 (e.g., terminal VCC). In yet another example, if the voltage 454 is larger than a predetermined threshold voltage (e.g., a under-voltage lock-out threshold) in magnitude, the controller 402 begins to operate normally, and outputs a driving signal 456 through the terminal 442 (e.g., terminal GATE). In yet another example, the switch 428 is closed (e.g., being turned on) or open (e.g., being turned off) in response to the driving signal 456 so that the output current 458 is regulated to be approximately constant.
According to another embodiment, the auxiliary winding 416 charges the capacitor 406 through the diode 408 when the switch 428 is closed (e.g., being turned on) in response to the driving signal 456 so that the controller 402 can operate normally. For example, a feedback signal 460 is provided to the controller 402 through the terminal 440 (e.g., terminal FB) in order to detect the ending of a demagnetization process of the secondary winding 418 for charging or discharging the capacitor 434 using an internal error amplifier in the controller 402. In another example, the resistor 430 is used for detecting a primary current 462 flowing through the primary winding 412, and a current-sensing signal 464 is provided to the controller 402 through the terminal 444 (e.g., terminal CS) to be processed during each switching cycle. In yet another example, peak magnitudes of the current-sensing signal 464 are sampled and provided to the internal error amplifier. In yet another example, the capacitor 420 is used to keep an output voltage 468 stable.
According to yet another embodiment, the controller 402 includes an error amplifier (e.g., as shown in
According to one embodiment, the UVLO component 504 detects the signal 454 and outputs a signal 518. For example, if the signal 454 is larger than a predetermined threshold in magnitude, the controller 402 begins to operate normally. In another example, if the signal 454 is smaller than the predetermined threshold in magnitude, the controller 402 is turned off. In yet another example, the error amplifier 516 receives a signal 520 from the current-sensing component 514 and a reference signal 522 and outputs an amplified signal 524 to the modulation component 506. In yet another example, the modulation component 506 also receives a signal 528 from the oscillator 502 and outputs a modulation signal 526. In yet another example, the signal 528 is a ramping signal and increases, linearly or non-linearly, to a peak magnitude during each switching period. In yet another example, the modulation signal 526 is a pulse-width-modulation (PWM) signal with a fixed switching frequency and the duty cycle of the signal 526 is determined based on a comparison between the signal 524 and the signal 528. In yet another example, the logic controller 508 processes the modulation signal 526 and outputs a control signal 530 to the driving component 510 which generates the signal 456 to turn on or off the switch 428. In yet another example, the logic controller 508 also outputs the control signal 530 to the current sensing component 514.
According to another embodiment, the control signal 456 is at a logic high level if the control signal 530 is at a logic high level. For example, the control signal 456 is at a logic low level if the control signal 530 is at a logic low level. In another example, the demagnetization detector 512 detects the feedback signal 460 and outputs a demagnetization signal 532 for determining the beginning and the end of the demagnetization process of the secondary winding 414 during each switching period. In yet another example, the demagnetization signal 532 is at a logic high level during the demagnetization period of each switching cycle, and at a logic low level during the rest of each switching cycle. In yet another example, the demagnetization signal 532 changes from the logic low level to the logic high level if the control signal 456 changes from the logic high level to the logic low level. In yet another example, the demagnetization detector 512 outputs a sampling signal 538 to the load-compensation component 560.
According to yet another embodiment, the chopping component 540 receives a clock signal 534 from the oscillator 502 and outputs a signal 536 to the error amplifier 516. For example, the signal 536 is also a clock signal that has a 50% duty cycle and a frequency which is 1/N of the frequency of the clock signal 534. In another example, if the signal 536 is at a logic high level, the error amplifier 516 receives the reference signal 522 at a non-inverting input terminal and receives the signal 520 at an inverting input terminal; if the signal 536 is at a logic low level, the error amplifier 516 receives the reference signal 522 at the inverting input terminal and receives the signal 520 at the non-inverting input terminal. In response, the offset voltage of the error amplifier 516 generated during the time period when the signal 536 is at the logic high level, and the offset voltage of the error amplifier 516 generated during the time period when the signal 536 is at the logic low level are equal in magnitude but have different polarities, in certain embodiments. For example, if the signal 536 has a 50% duty cycle, the offset voltage generated during the time period when the signal 536 is at the logic high level cancels out the offset voltage generated during the time period when the signal 536 is at the logic low level. Thus, an average offset voltage during a complete chopping period of the signal 536 is approximately zero, according to some embodiments.
In another embodiment, the line-voltage-compensation component 550 is used for keeping the output current approximately constant (e.g., with a small error) under a wide range of input line voltages. For example, the load-compensation component 560 is used for keeping the output current approximately constant (e.g., with a small error) under a wide range of output voltages.
As discussed above and further emphasized here,
According to one embodiment, the UVLO component 604 detects the signal 454 and outputs a signal 618. For example, if the signal 454 is larger than a predetermined threshold in magnitude, the controller 402 begins to operate normally. In another example, if the signal 454 is smaller than the predetermined threshold in magnitude, the controller 402 is turned off. In yet another example, the error amplifier 616 receives a signal 620 from the current-sensing component 614 and a reference signal 622 and outputs an amplified signal 624 to the modulation component 606. In yet another example, the modulation component 606 also receives a signal 628 from the ramp-signal generator 602 and outputs a modulation signal 626. In yet another example, the signal 628 is a ramping signal and increases, linearly or non-linearly, to a peak magnitude during each switching period. In yet another example, the modulation signal 626 does not have a fixed switching frequency. In yet another example, the logic controller 608 processes the modulation signal 626 and outputs a control signal 630 to the driving component 610 which generates the signal 456 to turn on or off the switch 428. In yet another example, the logic controller 608 also outputs the control signal 630 to the current sensing component 614.
According to another embodiment, the control signal 456 is at a logic high level if the control signal 630 is at a logic high level. For example, the control signal 456 is at a logic low level if the control signal 630 is at a logic low level. In yet another example, the demagnetization detector 612 detects the feedback signal 460 and outputs a demagnetization signal 632 for determining the beginning and the end of the demagnetization process of the secondary winding 414 during each switching period. In yet another example, the demagnetization signal 632 is at a logic high level during the demagnetization period of each switching cycle, and at a logic low level during the rest of each switching cycle. In yet another example, the demagnetization signal 632 changes from the logic low level to the logic high level if the control signal 456 changes from the logic high level to the logic low level. In yet another example, the demagnetization detector 612 outputs a sampling signal 638 to the load-compensation component 660. In yet another example, the ramp-signal generator 602 receives the control signal 630 and outputs the signal 628.
According to yet another embodiment, the chopping component 640 receives the control signal 630 from the logic controller 608 and outputs a signal 636 to the error amplifier 616. For example, the signal 636 is also a clock signal that has a 50% duty cycle and a frequency which is 1/N of the frequency of the control signal 630. In another example, the signal 636 is used for chopping the error amplifier 616. In yet another example, the line-voltage-compensation component 650 is used for keeping the precision of the constant output current within a wide range of input line voltages. In yet another example, the load-compensation component 660 is used for keeping the precision of the constant output current within a wide range of output voltages.
As discussed above and further emphasized here,
According to one embodiment, the current-sensing component 714 samples the current-sensing signal 464 and outputs a signal 720, and the error amplifier 716 amplifies the difference between a signal 720 and a reference signal 722. For example, the switch 702 is closed (e.g., being turned on) or open (e.g., being turned off) in response to a signal 788 in order to sample peak magnitudes of the current-sensing signal 464 in different switching periods. In another example, the switch 702 is closed if the signal 788 is at a logic high level, and the switch 702 is opened if the signal 788 is at a logic low level. In yet another example, if the switch 702 is closed (e.g., being turned on) in response to the signal 788, the capacitor 704 is charged and the signal 720 increases in magnitude. In yet another example, during the demagnetization process of the secondary winding 414, the signal 732 is at a logic high level, and the switch 706 is closed (e.g., being turned on). In yet another example, a current 764 flowing through the transistor 758 is proportional in magnitude to a current 766 flowing through the transistor 756.
According to another embodiment, the resistance of the resistor 750 is larger than the resistance of the resistor 752. For example, the resistance of the resistor 750 is equal to the resistance of the resistor 752 multiplied by a constant K (e.g., K>1). In another example, an average output current of the system 400 can be determined according to the following equation, without taking into account any error current:
where N represents a turns ratio between the primary winding 412 and the secondary winding 414, Vref_ea represents the reference signal 722, and Rcs represents the resistance of the resistor 430. For example, without affecting the efficiency of the system 400 or changing the resistance of the resistor 430, the reference signal 722 can be increased in magnitude by increasing the resistance of the resistor 750, so that the negative effects caused by the offset voltage of the amplifier 710 may be reduced significantly. In another example, the signal 788, the signal 720, the signal 722, the signal 730, and the signal 732 are the same as the signal 530, the signal 520, the signal 522, the signal 530, and the signal 532, respectively. In yet another example, the signal 788, the signal 720, the signal 722, the signal 730, and the signal 732 are the same as the signal 630, the signal 620, the signal 622, the signal 630, and the signal 632, respectively.
According to one embodiment, the current-sensing component 814 samples the current-sensing signal 464 and outputs a signal 820, and the error amplifier 816 amplifies the difference between a signal 820 and a reference signal 822. For example, the switch 802 is closed (e.g., being turned on) or open (e.g., being turned off) in response to a signal 888 in order to sample peak magnitudes of the current-sensing signal 464 in different switching periods. In another example, the switch 802 is closed if the signal 888 is at a logic high level, and the switch 802 is opened if the signal 888 is at a logic low level. In yet another example, if the switch 802 is closed (e.g., being turned on) in response to the signal 888, the capacitor 804 is charged and the signal 820 increases in magnitude. In yet another example, during the demagnetization process of the secondary winding 414, the signal 832 is at a logic high level, and the switch 806 is closed (e.g., being turned on). In yet another example, a current 864 flowing through the transistor 858 is proportional in magnitude to a current 866 flowing through the transistor 856.
According another embodiment, the resistance of the resistor 850 is larger than the resistance of the resistor 852. For example, the resistance of the resistor 850 is equal to the resistance of the resistor 852 multiplied by a constant K′ (e.g., K′>1). In another example, an average output current of the system 400 can be determined according to the following equation, without taking into account any error current:
where N represents a turns ratio between the primary winding 412 and the secondary winding 414, Vref_ea represents the reference signal 822, and Rcs represents the resistance of the resistor 430. For example, without affecting the efficiency of the system 400 or changing the resistance of the resistor 430, the reference signal 822 can be increased in magnitude by increasing the resistance of the resistor 850, so that the negative effects caused by the offset of the amplifier 810 may be reduced significantly. For example, the signal 888, the signal 820, the signal 822, the signal 830, and the signal 832 are the same as the signal 530, the signal 520, the signal 522, the signal 530, and the signal 532, respectively. In yet another example, the signal 888, the signal 820, the signal 822, the signal 830, and the signal 832 are the same as the signal 630, the signal 620, the signal 622, the signal 630, and the signal 632, respectively.
According yet another embodiment, the amplifier 812 receives a signal 836 from a chopping component (e.g., the component 540, or the component 640). For example, the status of the amplifier 812 changes in a switching period in response to the signal 836 so that the negative effects of the offset voltage of the amplifier 812 can be reduced. In another example, the signal 836 is a logic signal with a 50% duty cycle, and is either at a logic high level (e.g., “1”) or at a logic low level (e.g., “0”). In another example, if the signal 836 is at a particular logic level (e.g., “1”), the operational amplifier 812 has a corresponding status, and if the signal 836 is at another logic level (e.g., “0”), the operational amplifier 812 assumes a different status, as shown in
As shown in
As shown in
As discussed above and further emphasized here,
According to one embodiment, the current-sensing component 1114 samples the current-sensing signal 464 and outputs a signal 1120, and the error amplifier 1116 amplifies the difference between a signal 1120 and a reference signal 1122. For example, the switch 1102 is closed (e.g., being turned on) or open (e.g., being turned off) in response to a signal 1188 in order to sample peak magnitudes of the current-sensing signal 464 in different switching periods. In another example, the switch 1102 is closed if the signal 1188 is at a logic high level, and the switch 1102 is opened if the signal 1188 is at a logic low level. In yet another example, if the switch 1102 is closed (e.g., being turned on) in response to the signal 1188, the capacitor 1104 is charged and the signal 1120 increases in magnitude. In yet another example, during the demagnetization process of the secondary winding 414, the signal 1132 is at a logic high level, and the switch 1106 is closed (e.g., being turned on). In yet another example, the amplifier 1170 and the transistor 1172 form a gain boost circuit. In yet another example, the gain boost circuit including the amplifier 1170 and the transistor 1172 increases the output impedance of the error amplifier 1116, and makes a voltage 1166 at a drain terminal of the transistor 1156 approximately equal to a voltage 1168 at a drain terminal of the transistor 1158 in order to reduce the mismatch between the transistor 1156 and 1158.
According to another embodiment, the resistance of the resistor 1150 is larger than the resistance of the resistor 1152. For example, the resistance of the resistor 1150 is equal to the resistance of the resistor 1152 multiplied by a constant K″ (e.g., K″>1). In another example, an average output current of the system 400 can be determined according to the following equation, without taking into account any error current:
where N represents a turns ratio between the primary winding 412 and the secondary winding 414, Vref_ea represents the reference signal 1122, and Rcs represents the resistance of the resistor 430. For example, without affecting the efficiency of the system 400 or changing the resistance of the resistor 430, the reference signal 1122 can be increased in magnitude by increasing the resistance of the resistor 1150, so that the negative effects caused by the offset of the amplifier 1110 may be reduced significantly. For example, the signal 1188, the signal 1120, the signal 1122, the signal 1130, and the signal 1132 are the same as the signal 530, the signal 520, the signal 522, the signal 530, and the signal 532, respectively. In yet another example, the signal 1188, the signal 1120, the signal 1122, the signal 1130, and the signal 1132 are the same as the signal 630, the signal 620, the signal 622, the signal 630, and the signal 632, respectively.
According yet another embodiment, the amplifier 1112 receives a signal 1136 from a chopping component (e.g., the component 540, or the component 640). For example, the status of the amplifier 1112 changes in a switching period in response to the signal 1136 so that the negative effects of the offset voltage of the amplifier 1112 can be reduced. In another example, the signal 1136 is a logic signal with a 50% duty cycle, and is either at a logic high level (e.g., “1”) or at a logic low level (e.g., “0”). In another example, if the signal 1136 is at a particular logic level (e.g., “1”), the operational amplifier 1112 has a corresponding status, and if the signal 1136 is at another logic level (e.g., “0”), the operational amplifier 1112 assumes a different status, similar to what are shown in
Referring back to
As shown in
where VAC represents the input line voltage 152, L represents the inductance of the primary winding 112, and Td represents the transmission delay. The increase of the current-sensing signal 164 between t1 and t2 corresponding to the increase of the primary current 162 is determined according to the following equation:
where R5 represents the resistance of the current sensing resistor 130.
According to Equation 5, with the same transmission delay, the change of the primary current 162 between t1 and t2 associated with the high line input voltage is larger in magnitude than that associated with the low line input voltage. Thus, the residual amount of the output current changes with the line input voltage.
According to one embodiment, a non-inverting input terminal (e.g., the “+” terminal as shown in
where IFB represents the current 1316, VAC represents the line input voltage 452, Nap represents the turns ratio between the auxiliary winding 416 and the primary winding 412, and R6 represents the resistance of the resistor 424. In yet another example, during the demagnetization process, if the voltage 1318 at the auxiliary winding 416 is higher than the ground voltage, a voltage 1398 at the terminal 440 (e.g., FB) is higher than the ground voltage, and in response the operational amplifier 1310 outputs a signal 1396 to turn off the transistor 1308.
According to another embodiment, the size (e.g., the ratio between the width and the length) of the transistor 1304 is proportional to that of the transistor 1306. For example, a current mirror circuit including the transistors 1304 and 1306 mirrors the current 1316 to generate a current 1314. In another example, the current 1314 flows from the transistor 1306 to the resistor 432 through the terminal 444 (e.g., terminal CS). In yet another example, the current 1314 before and/or after the demagnetization process is determined according to the following equation:
where ICC_AC represents the current 1314, and s represents the ratio between the size of the transistor 1304 and that of the transistor 1306. In another example, a compensation value for a current-sensing signal 1320 before and/or after the demagnetization process is determined according to the following equation:
where ΔCS represents the compensation value for the current-sensing signal 1320 and R4 represents the resistance of the resistor 432. For example, the voltage at the terminal 444 is equal to the current-sensing signal 1320 raised by ΔCS in magnitude. In another example, the current-sensing signal 1320 is proportional to the primary current 462 in magnitude.
In one embodiment, if certain error output current is taken into account but no compensation for the current-sensing signal 1320 (e.g., ΔCS as shown in Equation 9) is taken into account, an average output current of the system 400 is determined according to the following equation:
where N represents a turns ratio between the primary winding 412 and the secondary winding 414, Vref_ea represents an internal reference signal (e.g., the reference signal 522, or the reference signal 622), Rcs represents the resistance of the resistor 430, and ΔIo(VAC) represents an error output current as a function of the line input voltage 452 (e.g., VAC).
In another embodiment, if a compensation for the current-sensing signal 1320 (e.g., ΔCS as shown in Equation 9) is also taken into account, the internal reference signal (e.g., the reference signal 522, or the reference signal 622) is effectively reduced by the same amount of compensation. For example, based on Equation 10, the following is obtained:
Thus, under different input line voltages, the average output current of the system 400 can be kept approximately constant by adjusting the compensation value ΔCS for the current-sensing signal 1320 (e.g., by adjusting the resistances of the resistors 432 and 424) according to certain embodiments.
Referring back to
As shown in
According to one embodiment, if the switch 1514 is closed (e.g., being turned on) in response to a sampling signal 1538 during the demagnetization process of the secondary winding 414, the feedback signal 460 is sampled and held at the capacitor 1512. For example, the amplifier 1508 receives the sampled-and-held signal 1530 at a non-inverting input terminal (e.g., the “+” terminal as shown in
VFB_sample=Vout×Nas (Equation 13)
where VFB_sample represents the sampled-and-held signal 1530, Vout represents the output voltage 468, and Nas represents the turns ratio between the auxiliary winding 416 and the secondary winding 414. In yet another example, before and/or after the demagnetization process of the secondary winding 414, the switch 1514 is opened (e.g., being turned off) in response to the sampling signal 1538. In yet another example, the sampling signal 1538 is the same as the signal 538. In yet another example, the sampling signal 1538 is the same as the signal 638.
According to another embodiment, if the switch 428 is closed (e.g., being turned on) during an on-time period, a current 1522 flows through the transistors 1504 and 1510 and the resistor 1516. For example, a current-mirror circuit including the transistors 1504, 1506, 1518 and 1520 mirrors the current 1522 to generate a current 1524 that flows through the transistors 1506 and 1518, and mirrors the current 1524 to generate a compensation current 1526 (e.g., ICC_load). In another example, the compensation current 1526 flows from the resistor 432 to the transistor 1520 through the terminal 444. In yet another example, during the demagnetization process, the compensation current 1526 is determined according to the following equation:
where ICC_load represents the current 1526, VFB_sample represents the sampled-and-held signal 1530, R151 represents the resistance of the resistor 1516, and p represents a ratio associated with the current mirror circuit including the transistors 1504, 1506, 1518 and 1520. In yet another example, the current 1526 flows through the resistor 432 to provide a compensation value for a current-sensing signal 1532 which, during the demagnetization process, can be determined according to the following equation:
where ΔCS' represents the compensation value for the current-sensing signal 1532 and R4 represents the resistance of the resistor 432. For example, the voltage at the terminal 444 is equal to the current-sensing signal 1532 lowered by ΔCS' in magnitude. In another example, the current-sensing signal 1532 is proportional to the primary current 462 in magnitude.
In one embodiment, if certain error output current is taken into account but no compensation for the current-sensing signal 1532 (e.g., ΔCS' as shown in Equation 15) is taken into account, an average output current of the system 400 is determined according to the following equation:
where N represents a turns ratio between the primary winding 412 and the secondary winding 414, Vref_ea represents an internal reference signal (e.g., the reference signal 522, or the reference signal 622), Rcs represents the resistance of the resistor 430, and ΔIo(Vout) represents an error current as a function of the output voltage 468 (e.g., Vout).
In another embodiment, if a compensation for the current-sensing signal 1532 (e.g., ΔCS' as shown in Equation 15) is also taken into account, the internal reference signal (e.g., the reference signal 522, or the reference signal 622) is effectively reduced by the same amount of compensation. For example, based on Equation 16, the following is obtained:
Thus, under different output voltages, the average output current of the system 400 can be kept approximately constant by adjusting the compensation value ΔCS' for the current-sensing signal 1532 (e.g., by adjusting the resistances of the resistors 432 and 1516) according to certain embodiments.
According to one embodiment, if the switch 1614 is closed (e.g., being turned on) in response to a sampling signal 1638 during the demagnetization process of the secondary winding 414, the feedback signal 460 is sampled and held at the capacitor 1612. For example, the transconductance amplifier 1608 receives the sampled-and-held signal 1630 at an inverting input terminal (e.g., the “−” terminal as shown in
VFB_sample=Vout×Nas (Equation 18)
where VFB_sample represents the sampled-and-held signal 1630, Vout represents the output voltage 468, and Nas represents the turns ratio between the auxiliary winding 416 and the secondary winding 414. In yet another example, before and/or after the demagnetization process of the secondary winding 414, the switch 1614 is opened (e.g., being turned off) in response to the sampling signal 1638. In yet another example, the sampling signal 1638 is the same as the signal 538. In yet another example, the sampling signal 1638 is the same as the signal 638.
According to another embodiment, a current-mirror circuit including the transistors 1504, 1506, 1518 and 1520 mirrors the current 1622 to generate a current 1624 that flows through the transistors 1604 and 1620, and mirrors the current 1624 to generate a compensation current 1626 (e.g., Icc_load). For example, the compensation current 1626 flows from the transistor 1606 to the resistor 432 through the terminal 444. In another example, during the demagnetization process, the compensation current 1626 is determined according to the following equation:
where ICC_load represents the current 1626, VFB_sample represents the sampled-and-held signal 1630, gm represents the transconductance of the amplifier 1608, and p represents a ratio associated with the current mirror circuit including the transistors 1604, 1606, 1618 and 1620. In another example, the compensation current 1626 (e.g., Icc_load) flows through the resistor 432 to provide a compensation value for a current-sensing signal 1632 which, during the demagnetization process, can be determined according to the following equation:
where ΔCS″ represents the compensation value for the current-sensing signal 1632, and R4 represents the resistance of the resistor 432. For example, the voltage at the terminal 444 is equal to the current-sensing signal 1632 raised by ΔCS″ in magnitude. In another example, the current-sensing signal 1632 is proportional to the primary current 462 in magnitude.
In one embodiment, if certain error output current is taken into account but no compensation for the current-sensing signal 1632 (e.g., ΔCS″ as shown in Equation 20) is taken into account, an average output current of the system 400 is determined according to the following equation:
where N represents a turns ratio between the primary winding 412 and the secondary winding 414, Vref_ea represents an internal reference signal (e.g., the reference signal 522, or the reference signal 622), Rcs represents the resistance of the resistor 430, and ΔIo(Vout) represents an error current as a function of the output voltage 468 (e.g., Vout.
In another embodiment, if a compensation for the current-sensing signal 1632 (e.g., ΔCS″ as shown in Equation 20) is also taken into account, the internal reference signal (e.g., the reference signal 522, or the reference signal 622) is effectively reduced by the same amount of compensation. For example, based on Equation 21, the following is obtained:
Thus, under different output voltages, the average output current of the system 400 can be kept approximately constant by adjusting the compensation value ΔCS″ for the current-sensing signal 1632 (e.g., adjusting the resistance of the resistor 432), according to certain embodiments.
The controller 402 includes an oscillator 1702, an under-voltage lock-out (UVLO) component 1704, a modulation component 1706, a logic controller 1708, a driving component 1710, a demagnetization detector 1712, an error amplifier 1716, a current-sensing component 1714, and a chopping component 1740. In addition, the controller 402 includes at least part of a line-voltage-compensation component 1750 and at least part of a load-compensation component 1760. For example, the error amplifier 1716 is the same as the error amplifier 516. In another example, the line-voltage-compensation component 1750 is the same as the line-voltage-compensation component 550. In yet another example, the load-compensation component 1760 is the same as the load-compensation component 560.
According to one embodiment, the UVLO component 1704 detects the signal 454 and outputs a signal 1718. For example, if the signal 454 is larger than a predetermined threshold in magnitude, the controller 402 begins to operate normally. In another example, if the signal 454 is smaller than the predetermined threshold in magnitude, the controller 402 is turned off. In yet another example, the error amplifier 1716 receives a signal 1720 from the current-sensing component 1714 and a reference signal 1722 and outputs an amplified signal 1724 to the modulation component 1706. In yet another example, the modulation component 1706 also receives a signal 1728 from the oscillator 1702 and outputs a modulation signal 1726. In yet another example, the signal 1728 is a ramping signal and increases, linearly or non-linearly, to a peak magnitude during each switching period. In yet another example, the modulation signal 1726 is a pulse-width-modulation (PWM) signal with a fixed switching frequency and the duty cycle of the signal 1726 is determined based on a comparison between the signal 1724 and the signal 1728. In yet another example, the logic controller 1708 processes the modulation signal 1726 and outputs a control signal 1730 to the driving component 1710 which generates the signal 456 to turn on or off the switch 428. In yet another example, the logic controller 1708 also outputs the control signal 1730 to the current sensing component 1714.
According to another embodiment, the control signal 456 is at a logic high level if the control signal 1730 is at a logic high level. For example, the control signal 456 is at a logic low level if the control signal 1730 is at a logic low level. In another example, the demagnetization detector 1712 detects the feedback signal 460 and outputs a demagnetization signal 1732 for determining the beginning and the end of the demagnetization process of the secondary winding 414 during each switching period. In yet another example, the demagnetization signal 1732 is at a logic high level during the demagnetization period of each switching cycle, and at a logic low level during the rest of each switching cycle. In yet another example, the demagnetization signal 1732 changes from the logic low level to the logic high level if the control signal 456 changes from the logic high level to the logic low level. In yet another example, the demagnetization detector 1712 outputs a sampling signal 1738 to the load-compensation component 1760 which outputs a compensation signal 1798 to affect the output of the error amplifier 1716.
According to yet another embodiment, the chopping component 1740 receives a clock signal 1734 from the oscillator 1702 and outputs a signal 1736 to the error amplifier 1716. For example, the signal 1736 is also a clock signal that has a 50% duty cycle and a frequency which is 1/N of the frequency of the clock signal 1734. In another example, the signal 1736 is used for chopping the error amplifier 1716. In yet another example, the line-voltage-compensation component 1750 is used for keeping the output current approximately constant (e.g., with a small error) under a wide range of input line voltages. In yet another example, the load-compensation component 1760 is used for keeping the output current approximately constant (e.g., with a small error) under a wide range of output voltages.
As discussed above and further emphasized here,
The controller 402 includes a ramp-signal generator 2002, an under-voltage lock-out (UVLO) component 2004, a modulation component 2006, a logic controller 2008, a driving component 2010, a demagnetization detector 2012, an error amplifier 2016, a current-sensing component 2014, and a chopping component 2040. In addition, the controller 402 includes at least part of a line-voltage-compensation component 2050 and at least part of a load-compensation component 2060. For example, the error amplifier 2016 is the same as the error amplifier 616. In another example, the line-voltage-compensation component 2050 is the same as the line-voltage-compensation component 650. In yet another example, the load-compensation component 2060 is the same as the load-compensation component 660.
According to one embodiment, the UVLO component 2004 detects the signal 454 and outputs a signal 2018. For example, if the signal 454 is larger than a predetermined threshold in magnitude, the controller 402 begins to operate normally. In another example, if the signal 454 is smaller than the predetermined threshold in magnitude, the controller 402 is turned off. In yet another example, the error amplifier 2016 receives a signal 2020 from the current-sensing component 2014 and a reference signal 2022 and outputs an amplified signal 2024 to the modulation component 2006. In yet another example, the modulation component 2006 also receives a signal 2028 from the ramp-signal generator 2002 and outputs a modulation signal 2026. In yet another example, the signal 2028 is a ramping signal and increases, linearly or non-linearly, to a peak magnitude during each switching period. In yet another example, the modulation signal 2026 does not have a fixed switching frequency. In yet another example, the logic controller 2008 processes the modulation signal 2026 and outputs a control signal 2030 to the driving component 2010 which generates the signal 456 to turn on or off the switch 428. In yet another example, the logic controller 2008 also outputs the control signal 2030 to the current sensing component 2014.
According to another embodiment, the control signal 456 is at a logic high level if the control signal 2030 is at a logic high level. For example, the control signal 456 is at a logic low level if the control signal 2030 is at a logic low level. In another example, the demagnetization detector 2012 detects the feedback signal 2060 and outputs a demagnetization signal 2032 for determining the beginning and the end of the demagnetization process of the secondary winding 414 during each switching period. In yet another example, the demagnetization signal 2032 is at a logic high level during the demagnetization period of each switching cycle, and at a logic low level during the rest of each switching cycle. In yet another example, the demagnetization signal 2032 changes from the logic low level to the logic high level if the control signal 456 changes from the logic high level to the logic low level. In yet another example, the demagnetization detector 2012 outputs a sampling signal 2038 to the load-compensation component 2060 which outputs a compensation signal 2098 to affect the output of the error amplifier 2016. In yet another example, the ramp-signal generator 2002 receives the control signal 2030 and outputs the signal 2028 to the modulation component 2006.
According to yet another embodiment, the chopping component 2040 receives the control signal 2030 from the logic controller 2008 and outputs a signal 2036 to the error amplifier 2016. For example, the signal 2036 is a clock signal that has a 50% duty cycle and a frequency which is 1/N of the frequency of the control signal 2030. In another example, the signal 2036 is used for chopping the error amplifier 2016. In yet another example, the line-voltage-compensation component 2050 is used for keeping the precision of the constant output current within a wide range of input line voltages. In yet another example, the load-compensation component 2060 is used for keeping the precision of the constant output current within a wide range of output voltages.
As discussed above and further emphasized here,
The controller 402 includes a load-compensation component 1960, a current-sensing component 1914, and an error amplifier 1916. The load-compensation component 1960 includes transistors 1818 and 1820, a transconductance amplifier 1808, a capacitor 1812, and a switch 1814. For example, the load-compensation component 1960 is the same as the load-compensation component 1760. In another example, the load-compensation component 1960 is the same as the load-compensation component 2060. In yet another example, the current-sensing component 1914 is the same as the current-sensing component 1714. In yet another example, the current-sensing component 1914 is the same as the current-sensing component 2014. In yet another example, the error amplifier 1916 is the same as the error amplifier 1716. In yet another example, the error amplifier 1916 is the same as the error amplifier 2016.
According to one embodiment, an output current 1924 of the error amplifier 1916 is related to a difference between a reference signal 1922 and an output signal 1920 generated by the current sensing component 1914. For example, the output current 1924 of the error amplifier 1916 is proportional to a difference between the reference signal 1922 and the output signal 1920 in magnitude.
According to another embodiment, if the switch 1814 is closed (e.g., being turned on) in response to the sampling signal 1938 during the demagnetization process of the secondary winding 414, the feedback signal 460 is sampled and held at the capacitor 1812. For example, the transconductance amplifier 1808 receives the sampled-and-held signal 1830 at an inverting input terminal (e.g., the “−” terminal as shown in
VFB_sample=Vout×Nas (Equation 23)
where VFB_sample represents the sampled-and-held signal 1830, Vout represents the output voltage 468, and Nas represents the turns ratio between the auxiliary winding 416 and the secondary winding 414. In yet another example, before and/or after the demagnetization process of the secondary winding 414, the switch 1814 is opened (e.g., being turned off) in response to the sampling signal 1938. In yet another example, the sampling signal 1938 is the same as the signal 1738. In yet another example, the sampling signal 1938 is the same as the signal 2038.
According to yet another embodiment, a current-mirror circuit including the transistors 1818 and 1820 mirrors the current 1822 to generate a compensation current 1824 (e.g., Icc_load). For example, the current-mirror circuit is coupled to the error amplifier 1916 at a circuit node 1930, and the output current 1924 is divided into the compensation current 1824 and a current 1926. In one embodiment, the output current 1924 flows from the error amplifier 1916 to the circuit node 1930, the compensation current flows from the circuit node 1930 to the transistor 1820, and the current 1926 flows from the circuit node 1930 to the terminal 448. In another embodiment, the current 1926 is equal to the output current 1924 minus the compensation current 1824 in magnitude.
According to yet another embodiment, during the demagnetization process, the compensation current 1824 is determined according to the following equation:
where ICC_load represents the current 1824, VFB_sample represents the sampled-and-held signal 1830, gm represents the transconductance of the amplifier 1808, and p represents a ratio associated with the current mirror circuit including the transistors 1818 and 1820. For example, the effect of the compensation current 1824 (e.g., Icc_load) on the error amplifier 1916, during the demagnetization process, is approximately equivalent to generating a compensation value of a reference signal 1922 (e.g., Vref_ea). In another example, the compensation value of the reference signal 1922 is determined according to the following equation:
where ΔVref_ea represents the compensation value for the reference signal 1922, and gm_ea represents a transconductance of the error amplifier 1916.
In one embodiment, if certain error output current is taken into account but no compensation for the reference signal 1922 (e.g., Vref_ea) (e.g., ΔVref_ea as shown in Equation 25) is taken into account, an average output current of the system 400 is determined according to the following equation:
where N represents a turns ratio between the primary winding 412 and the secondary winding 414, Vref_ea represents the reference signal 1922, Rcs represents the resistance of the resistor 430, and ΔIo(Vout) represents an error current as a function of the output voltage 468 (e.g., Vout).
In another embodiment, if a compensation for the reference signal 1922 (e.g., Vref_ea) (e.g., ΔVref_ea as shown in Equation 25) is also taken into account, an average output current of the system 400 is determined according to the following equation:
Thus, under different output voltages, the average output current of the system 400 can be kept approximately constant by adjusting the compensation value (e.g., ΔVref_ea) for the reference signal 1922 (e.g., adjusting the ratio between the resistance of the resistor 424 and the resistance of the resistor 426), according to certain embodiments.
According to another embodiment, an error amplifier for processing a reference signal and an input signal associated with a current of a power conversion system includes a first operational amplifier, a second operational amplifier, a first transistor, a second transistor, a current mirror component, a switch, a first resistor and a second resistor. The first operational amplifier includes a first input terminal, a second input terminal and a first output terminal, the first input terminal being configured to receive a reference signal. The first transistor includes a first transistor terminal, a second transistor terminal and a third transistor terminal, the first transistor terminal being configured to receive a first amplified signal from the first output terminal, the third transistor terminal being coupled to the second input terminal. The second operational amplifier includes a third input terminal, a fourth input terminal and a second output terminal, the third input terminal being configured to receive an input signal associated with a current flowing through a primary winding of a power conversion system. The second transistor includes a fourth transistor terminal, a fifth transistor terminal and a sixth transistor terminal, the fourth transistor terminal being configured to receive a second amplified signal from the second output terminal, the sixth transistor terminal being coupled to the fourth input terminal. The current mirror component includes a first component terminal and a second component terminal, the first component terminal being coupled to the second transistor terminal. The switch includes a first switch terminal and a second switch terminal, the first switch terminal being coupled to the second component terminal, the second switch terminal being coupled to the fifth transistor terminal. The first resistor includes a first resistor terminal and a second resistor terminal, the first resistor being associated with a first resistance, the first resistor terminal being coupled to the second input terminal. The second resistor includes a third resistor terminal and a fourth resistor terminal, the second resistor being associated with a second resistance, the third resistor terminal being coupled to the fourth input terminal. The first resistance is larger than the second resistance in magnitude. The second component terminal is configured to output an output signal based on at least information associated with the reference signal and the input signal. For example, the error amplifier is implemented according to at least
According to another embodiment, a system controller for regulating a power conversion system includes a first controller terminal configured to receive a first voltage associated with a first current, the first current being related to an input voltage of a power conversion system, a compensation component coupled to the first controller terminal and configured to, if the first voltage satisfies one or more first conditions, generate a compensation current based on at least information associated with the first current, and a second controller terminal coupled to the compensation component and configured to provide a compensation voltage based on at least information associated with the compensation current, the compensation voltage being equal in magnitude to the compensation current multiplied by a compensation resistance, the compensation resistance being associated with a compensation resistor. The system controller further includes a current sensing component configured to receive a second voltage and generate an output signal, the second voltage being equal to a sum of a third voltage and the compensation voltage in magnitude, the third voltage being proportional to a second current flowing through a primary winding of the power conversion system, and an error amplifier configured to receive the output signal and a reference signal, generate an amplified signal based on at least information associated with the output signal and the reference signal, and output the amplified signal to affect a switch associated with the second current. For example, the system controller is implemented according to at least
According to yet another embodiment, a system controller for regulating a power conversion system includes a first controller terminal configured to receive a feedback signal associated with an output voltage of a power conversion system, a compensation component coupled to the first controller terminal and configured to sample the feedback signal during a demagnetization process of the power conversion system and generate a compensation current based on at least information associated with the sampled feedback signal, and a second controller terminal coupled to the compensation component and configured to provide a compensation voltage based on at least information associated with the compensation current, the compensation voltage being equal in magnitude to the compensation current multiplied by a compensation resistance, the compensation resistance being associated with a compensation resistor. In addition, the system controller includes a current sensing component configured to receive an input voltage and generate an output signal, the input voltage being equal to a sum of a first voltage and the compensation voltage in magnitude, the first voltage being proportional to a first current flowing through a primary winding of the power conversion system, and an error amplifier configured to receive the output signal and a reference signal, generate an amplified signal based on at least information associated with the output signal and the reference signal, and output the amplified signal to affect a switch associated with the first current. For example, the system controller is implemented according to at least
According to yet another embodiment, a system controller for regulating a power conversion system includes a first controller terminal configured to receive a feedback signal associated with an output voltage of a power conversion system, a compensation component coupled to the first controller terminal and configured to sample the feedback signal during a demagnetization process of the power conversion system and generate a compensation current based on at least information associated with the sampled feedback signal, and an error amplifier including a first input terminal, a second input terminal, and an output terminal coupled to the compensation component. The first input terminal is configured to receive an input voltage, the second input terminal is configured to receive a reference voltage, and the output terminal is configured to output a first output current related to a difference between the input voltage and the reference voltage in magnitude. The error amplifier and the compensation component are further configured to generate a second output current equal to a difference between the first output current and the compensation current in magnitude. For example, the system controller is implemented according to at least
In one embodiment, a method for regulating a power conversion system includes receiving a first voltage associated with a first current, the first current being related to an input voltage of a power conversion system, generating, if the first voltage satisfies one or more first conditions, a compensation current based on at least information associated with the first current, and providing an compensation voltage based on at least information associated with the compensation current, the compensation voltage being equal in magnitude to the compensation current multiplied by a compensation resistance, the compensation resistance being associated with a compensation resistor. The method further includes receiving an input voltage, the input voltage being equal to a sum of a second voltage and the compensation voltage in magnitude, the second voltage being proportional to a second current flowing through a primary winding of the power conversion system, generating an output signal based on at least information associated with the input voltage, and receiving the output signal and a reference signal. In addition, the method includes generating an amplified signal based on at least information associated with the output signal and the reference signal, and outputting the amplified signal in order to affect a switch associated with the second current. For example, the method is implemented according to at least
In another embodiment, a method for regulating a power conversion system includes receiving a feedback signal associated with an output voltage of a power conversion system, sampling the feedback signal during a demagnetization process of the power conversion system, and generating a compensation current based on at least information associated with the sampled feedback signal. The method further includes providing a compensation voltage based on at least information associated with the compensation current, the compensation voltage being equal in magnitude to the compensation current multiplied by a compensation resistance, the compensation resistance being associated with a compensation resistor, receiving an input voltage, the input voltage being equal to a sum of a first voltage and the compensation voltage in magnitude, the first voltage being proportional to a first current flowing through a primary winding of the power conversion system, and generating an output signal. In addition, the method includes receiving the output signal and a reference signal, generating an amplified signal based on at least information associated with the output signal and the reference signal, and outputting the amplified signal to affect a switch associated with the first current. For example, the method is implemented according to at least
In yet another embodiment, a method for regulating a power conversion system includes receiving a feedback signal associated with an output voltage of a power conversion system, sampling the feedback signal during a demagnetization process of the power conversion system, and generating a compensation current based on at least information associated with the sampled feedback signal. Additionally, the method includes receiving an input voltage at a first input terminal of an error amplifier, and the error amplifier further includes a second input terminal and an output terminal. Moreover, the method includes receiving a reference voltage at the second input terminal, generating a first output current at the output terminal related to a difference between the input voltage and the reference voltage in magnitude, and outputting a second output current equal to a difference between the first output current and the compensation current in magnitude. For example, the method is implemented according to at least
For example, some or all components of various embodiments of the present invention each are, individually and/or in combination with at least another component, implemented using one or more software components, one or more hardware components, and/or one or more combinations of software and hardware components. In another example, some or all components of various embodiments of the present invention each are, individually and/or in combination with at least another component, implemented in one or more circuits, such as one or more analog circuits and/or one or more digital circuits. In yet another example, various embodiments and/or examples of the present invention can be combined.
Although specific embodiments of the present invention have been described, it will be understood by those of skill in the art that there are other embodiments that are equivalent to the described embodiments. Accordingly, it is to be understood that the invention is not to be limited by the specific illustrated embodiments, but only by the scope of the appended claims.
| Number | Date | Country | Kind |
|---|---|---|---|
| 2013 1 0306106 | Jul 2013 | CN | national |
| Number | Name | Date | Kind |
|---|---|---|---|
| 3913002 | Steigerwald et al. | Oct 1975 | A |
| 4356542 | Bruckner et al. | Oct 1982 | A |
| 4952853 | Archer | Aug 1990 | A |
| 4975820 | Szepesi | Dec 1990 | A |
| 5416689 | Silverstein et al. | May 1995 | A |
| 5550702 | Schmidt et al. | Aug 1996 | A |
| 5578908 | Persson | Nov 1996 | A |
| 5796595 | Cross | Aug 1998 | A |
| 5867379 | Maksimovic et al. | Feb 1999 | A |
| 5917714 | Ogawa | Jun 1999 | A |
| 6084783 | Rascon Martinez et al. | Jul 2000 | A |
| 6292376 | Kato | Sep 2001 | B1 |
| 6469917 | Ben-Yaakov | Oct 2002 | B1 |
| 6515876 | Koike et al. | Feb 2003 | B2 |
| 6611439 | Yang et al. | Aug 2003 | B1 |
| 6714425 | Yamada et al. | Mar 2004 | B2 |
| 6839247 | Yang et al. | Jan 2005 | B1 |
| 6842350 | Yamada et al. | Jan 2005 | B2 |
| 6903536 | Yang | Jun 2005 | B2 |
| 6914789 | Kinoshita et al. | Jul 2005 | B2 |
| 6947298 | Uchida | Sep 2005 | B2 |
| 6954367 | Yang et al. | Oct 2005 | B2 |
| 7027313 | Amei | Apr 2006 | B2 |
| 7061225 | Yang et al. | Jun 2006 | B2 |
| 7099164 | Zhu et al. | Aug 2006 | B2 |
| 7149098 | Chen | Dec 2006 | B1 |
| 7362592 | Yang et al. | Apr 2008 | B2 |
| 7362593 | Yang et al. | Apr 2008 | B2 |
| 7391630 | Acatrinei | Jun 2008 | B2 |
| 7394634 | Fang et al. | Jul 2008 | B2 |
| 7679938 | Ye et al. | Mar 2010 | B2 |
| 7684220 | Fang et al. | Mar 2010 | B2 |
| 7738227 | Fang et al. | Jun 2010 | B2 |
| 7746615 | Zhu et al. | Jun 2010 | B2 |
| 7759891 | Serizawa et al. | Jul 2010 | B2 |
| 7778049 | Morota | Aug 2010 | B2 |
| 7791903 | Zhang et al. | Sep 2010 | B2 |
| 8004112 | Koga et al. | Aug 2011 | B2 |
| 8018745 | Fang et al. | Sep 2011 | B2 |
| 8098502 | Mao et al. | Jan 2012 | B2 |
| 8102676 | Huynh et al. | Jan 2012 | B2 |
| 8416596 | Huang | Apr 2013 | B2 |
| 8482946 | Fang et al. | Jul 2013 | B2 |
| 8488342 | Zhang et al. | Jul 2013 | B2 |
| 8559152 | Cao et al. | Oct 2013 | B2 |
| 8680884 | Chobot | Mar 2014 | B2 |
| 8824173 | Fang et al. | Sep 2014 | B2 |
| 8917527 | Fang et al. | Dec 2014 | B2 |
| 9088218 | Zhang et al. | Jul 2015 | B2 |
| 9401648 | Li | Jul 2016 | B2 |
| 20020131279 | Tang | Sep 2002 | A1 |
| 20030099119 | Yamada et al. | May 2003 | A1 |
| 20030156433 | Gong et al. | Aug 2003 | A1 |
| 20030174520 | Bimbaud | Sep 2003 | A1 |
| 20040201369 | Perrier et al. | Oct 2004 | A1 |
| 20040218405 | Yamada et al. | Nov 2004 | A1 |
| 20050036342 | Uchida | Feb 2005 | A1 |
| 20050099164 | Yang | May 2005 | A1 |
| 20060055433 | Yang et al. | Mar 2006 | A1 |
| 20060291258 | Zhu et al. | Dec 2006 | A1 |
| 20080198638 | Reinberger et al. | Aug 2008 | A1 |
| 20080257397 | Glaser et al. | Oct 2008 | A1 |
| 20080298099 | Huang et al. | Dec 2008 | A1 |
| 20080309380 | Yang | Dec 2008 | A1 |
| 20080316781 | Liu | Dec 2008 | A1 |
| 20090021233 | Hsu | Jan 2009 | A1 |
| 20090219070 | Zhang et al. | Sep 2009 | A1 |
| 20100253250 | Marvelly et al. | Oct 2010 | A1 |
| 20110101953 | Cheng et al. | May 2011 | A1 |
| 20110110126 | Morrish | May 2011 | A1 |
| 20120008352 | Huang et al. | Jan 2012 | A1 |
| 20120075891 | Zhang et al. | Mar 2012 | A1 |
| 20120147630 | Cao et al. | Jun 2012 | A1 |
| 20120194227 | Lin et al. | Aug 2012 | A1 |
| 20120224397 | Yeh | Sep 2012 | A1 |
| 20120281438 | Fang et al. | Nov 2012 | A1 |
| 20130003421 | Fang | Jan 2013 | A1 |
| 20130100715 | Lin et al. | Apr 2013 | A1 |
| 20130135775 | Yao et al. | May 2013 | A1 |
| 20130258723 | Fang et al. | Oct 2013 | A1 |
| 20130294121 | Fang et al. | Nov 2013 | A1 |
| 20130336029 | Cao et al. | Dec 2013 | A1 |
| 20140016366 | Su | Jan 2014 | A1 |
| 20140029315 | Zhang et al. | Jan 2014 | A1 |
| 20150180328 | Yao et al. | Jun 2015 | A1 |
| 20150303787 | Zhai et al. | Oct 2015 | A1 |
| 20150303898 | Zhai et al. | Oct 2015 | A1 |
| 20150340952 | Manohar et al. | Nov 2015 | A1 |
| 20150340957 | Fang et al. | Nov 2015 | A1 |
| 20150357912 | Perreault et al. | Dec 2015 | A1 |
| 20160226239 | Yang et al. | Aug 2016 | A1 |
| Number | Date | Country |
|---|---|---|
| 2552047 | May 2003 | CN |
| 1430314 | Jul 2003 | CN |
| 2567850 | Aug 2003 | CN |
| 1448005 | Oct 2003 | CN |
| 1459903 | Dec 2003 | CN |
| 1497827 | May 2004 | CN |
| 1815838 | Aug 2006 | CN |
| 1917322 | Feb 2007 | CN |
| 101295872 | Oct 2008 | CN |
| 101340149 | Jan 2009 | CN |
| 101499713 | Aug 2009 | CN |
| 101552570 | Oct 2009 | CN |
| 100559678 | Nov 2009 | CN |
| 101662223 | Mar 2010 | CN |
| 101295872 | Apr 2010 | CN |
| 201477463 | May 2010 | CN |
| 101924536 | Dec 2010 | CN |
| 101964647 | Feb 2011 | CN |
| 101997412 | Mar 2011 | CN |
| 202009514 | Oct 2011 | CN |
| 102364990 | Feb 2012 | CN |
| 102412727 | Apr 2012 | CN |
| 102487246 | Jun 2012 | CN |
| 102545567 | Jul 2012 | CN |
| 102624237 | Aug 2012 | CN |
| 102638169 | Aug 2012 | CN |
| 102651613 | Aug 2012 | CN |
| 102761255 | Oct 2012 | CN |
| 102790531 | Nov 2012 | CN |
| 102801300 | Nov 2012 | CN |
| 103078489 | May 2013 | CN |
| 103166198 | Jun 2013 | CN |
| 103167665 | Jun 2013 | CN |
| 103401424 | Nov 2013 | CN |
| 103781256 | May 2014 | CN |
| 103781257 | May 2014 | CN |
| 203747681 | Jul 2014 | CN |
| 104853493 | Aug 2015 | CN |
| 104967328 | Oct 2015 | CN |
| 0871328 | Aug 2003 | EP |
| 1317052 | Oct 2006 | EP |
| 2003-333839 | Nov 2003 | JP |
| 2006-237519 | Sep 2006 | JP |
| 2006-237619 | Sep 2006 | JP |
| 4064296 | Mar 2008 | JP |
| 2009-36750 | Feb 2009 | JP |
| 200929824 | Jul 2009 | TW |
| M400069 | Mar 2011 | TW |
| 201117670 | May 2011 | TW |
| 201218860 | May 2012 | TW |
| 201225495 | Jun 2012 | TW |
| 201241591 | Oct 2012 | TW |
| 201325304 | Jun 2013 | TW |
| I403875 | Aug 2013 | TW |
| I434500 | Apr 2014 | TW |
| 201429132 | Jul 2014 | TW |
| I458232 | Oct 2014 | TW |
| 201541845 | Nov 2015 | TW |
| WO 2012147453 | Nov 2012 | WO |
| Entry |
|---|
| Chinese Patent Office, Office Action mailed Jan. 17, 2014, in Application No. 201310306106.X. |
| Chinese Patent Office, Office Action mailed Jan. 3, 2014, in Application No. 201010587658.9. |
| Taiwan Intellectual Property Office, Office Action mailed Mar. 13, 2014, in Application No. 100101960. |
| Chinese Patent Office, Office Action mailed Aug. 1, 2014, in Application No. 201310015152.4. |
| United Stated Patent and Trademark, Office Action mailed Mar. 9, 2015, in U.S. Appl. No. 13/967,276. |
| Taiwan Intellectual Property Office, Office Action mailed May 5, 2015, in Application No. 102131370. |
| United Stated Patent and Trademark, Office Action mailed May 14, 2015, in U.S. Appl. No. 13/900,430. |
| United Stated Patent and Trademark, Office Action mailed Jun. 17, 2015, in U.S. Appl. No. 13/749,516. |
| United Stated Patent and Trademark, Notice of Allowance mailed Mar. 16, 2016, in U.S. Appl. No. 13/749,516. |
| United Stated Patent and Trademark, Notice of Allowance mailed Mar. 21, 2016, in U.S. Appl. No. 13/900,430. |
| United Stated Patent and Trademark, Notice of Allowance mailed Feb. 23, 2016, in U.S. Appl. No. 14/334,553. |
| Chinese Patent Office, Office Action mailed Aug. 17, 2016, in Application No. 201510053255.9. |
| Taiwan Intellectual Property Office, Office Action mailed Jul. 29, 2016, in Application No. 105106390. |
| Taiwan Intellectual Property Office, Office Action mailed May 18, 2016, in Application No. 103121063. |
| Taiwan Intellectual Property Office, Office Action mailed May 24, 2016, in Application No. 104110694. |
| Taiwan Intellectual Property Office, Office Action mailed May 23, 2016, in Application No. 104132444. |
| Taiwan Intellectual Property Office, Approval Report mailed May 26, 2016, in Application No. 104125785. |
| United Stated Patent and Trademark, Notice of Allowance mailed Jun. 24, 2016, in U.S. Appl. No. 13/749,516. |
| United Stated Patent and Trademark, Notice of Allowance mailed Jul. 11, 2016, in U.S. Appl. No. 13/900,430. |
| United Stated Patent and Trademark, Notice of Allowance mailed Jul. 14, 2016, in U.S. Appl. No. 14/272,323. |
| United Stated Patent and Trademark, Notice of Allowance mailed Jul. 27, 2016, in U.S. Appl. No. 14/639,607. |
| United Stated Patent and Trademark, Notice of Allowance mailed May 26, 2016, in U.S. Appl. No. 14/334,553. |
| United Stated Patent and Trademark, Notice of Allowance mailed May 27, 2016, in U.S. Appl. No. 13/967,276. |
| United Stated Patent and Trademark, Office Action mailed Jul. 12, 2016, in U.S. Appl. No. 14/753,079. |
| Chinese Patent Office, Office Action mailed Jan. 25, 2016, in Application No. 201410157557.6. |
| Chinese Patent Office, Office Action mailed Nov. 26, 2015, in Application No. 201410134395.4. |
| Chinese Patent Office, Office Action mailed Dec. 4, 2015, in Application No. 201410198140.4. |
| United Stated Patent and Trademark, Notice of Allowance mailed Nov. 13, 2015, in U.S. Appl. No. 13/749,516. |
| United Stated Patent and Trademark, Notice of Allowance mailed Nov. 6, 2015, in U.S. Appl. No. 13/900,430. |
| United Stated Patent and Trademark, Notice of Allowance mailed Jan. 20, 2016, in U.S. Appl. No. 14/334,553. |
| United Stated Patent and Trademark, Office Action mailed Oct. 13, 2015, in U.S. Appl. No. 13/967,276. |
| United Stated Patent and Trademark, Office Action mailed Jan. 5, 2016, in U.S. Appl. No. 14/272,323. |
| Chinese Patent Office, Office Action mailed Nov. 2, 2016, in Application No. 201510249026.4. no. English language. |
| United States Patent and Trademark, Notice of Allowance mailed Sep. 14, 2016, in Application No. 13/749,516. |
| United States Patent and Trademark, Notice of Allowance mailed Sep. 28, 2016, in Application No. 13/900,430. |
| United States Patent and Trademark, Notice of Allowance mailed Sep. 12, 2016, in Application No. 14/272,323. |
| United States Patent and Trademark, Notice of Allowance mailed Sep. 29, 2016, in Application No. 14/639,607. |
| United States Patent and Trademark, Notice of Allowance mailed Sep. 9, 2016, in Application No. 14/334,553. |
| United States Patent and Trademark, Notice of Allowance mailed Sep. 26, 2016, in Application No. 13/967,276. |
| United States Patent and Trademark, Notice of Allowance mailed Oct. 12, 2016, in Application No. 14/817,081. |
| Number | Date | Country | |
|---|---|---|---|
| 20150023069 A1 | Jan 2015 | US |
