Systems and methods for providing a dynamically modular processing unit

Information

  • Patent Grant
  • 9606577
  • Patent Number
    9,606,577
  • Date Filed
    Monday, July 26, 2010
    14 years ago
  • Date Issued
    Tuesday, March 28, 2017
    7 years ago
Abstract
Systems and methods for providing a modular processing unit. A modular processing unit is provided as a platform that is lightweight, compact, and is configured to be selectively used alone or oriented with one or more additional processing units in an enterprise. In some implementations, a modular processing unit includes a non-peripheral based encasement, a cooling process (e.g., a thermodynamic convection cooling process, a forced air cooling process, and/or a liquid cooling process), an optimized circuit board configuration, optimized processing and memory ratios, and a dynamic back plane that provides increased flexibility and support to peripherals and applications. The modular processing unit is customizable and may be employed in association with all types of computer enterprises. The platform allows for a plethora of modifications that may be made with minimal impact to the modular unit, thereby enhancing the usefulness of the platform across all type of application.
Description
BACKGROUND OF THE INVENTION

1. Field of the Invention


The present invention relates to systems and methods for providing a dynamically modular processing unit. In particular, the present invention relates to providing a modular processing unit that is configured to be selectively used alone or with similar processing units in an enterprise. In some implementations, each modular processing unit includes a non-peripheral based encasement, a cooling process (e.g., thermodynamic convection cooling, forced air, and/or liquid cooling), an optimized circuit board configuration, optimized processing and memory ratios, and a dynamic back plane that provides increased flexibility and support to peripherals and applications.


2. Background and Related Art


Technological advancements have occurred over the years with respect to computer related technologies. For example, computer systems once employed vacuum tubes. The tubes were replaced with transistors. Magnetic cores were used for memory. Thereafter, punch cards and magnetic tapes were commonly employed. Integrated circuits and operating systems were introduced. Today, microprocessor chips are currently used in computer systems.


The evolution of computer related technologies has included the development of various form factors in the computer industry. One such standard form factor was referred to as Advanced Technology (“AT”), which ran considerably faster than prior systems and included a new keyboard, an 80286 processor, a floppy drive that had a higher-capacity (1.2 MB) than prior systems and a 16-bit data bus.


Over time, improvements were made to the AT form factor that included a change in the orientation of the motherboard. The improvements allowed for a more efficient design of the motherboard by locating disk drive connectors closer to drive bays and the central processing unit closer to the power supply and cooling fan. The new location of the central processing unit allowed the expansion slots to all hold full-length add-in cards.


While the developments increased the processing ability, the techniques have only been marginally effective in their ability to upgrade components as the computer technology advances. In fact, the techniques have become increasingly less desirable as a delivery mechanism for computer technologies. Predictable failure patterns have been identified in terms of operating durability, manufacturing, shipping, and support. The systems generate heat, which requires internal cooling systems that are noisy. Moreover, current computer systems are prone to requiring repair.


Thus, while computer technologies currently exist that are configured for use in processing data, challenges still exist. Accordingly, it would be an improvement in the art to augment or even replace current techniques with other techniques.


SUMMARY OF THE INVENTION

The present invention relates to systems and methods for providing a dynamically modular processing unit. In particular, implementation of the present invention takes place in association with a modular processing unit that is lightweight, compact, and is configured to be selectively used alone or with similar processing units in an enterprise. In some implementations, each modular processing unit includes a non-peripheral based encasement, a cooling process (e.g., thermodynamic convection cooling, forced air, and/or liquid cooling), an optimized circuit board configuration, optimized processing and memory ratios, and a dynamic back plane that provides increased flexibility and support to peripherals and applications.


In one implementation, a dynamically modular processing unit is a cube platform (e.g., a 3½-inch (8.9 cm) cube platform or another size and/or configuration) that utilizes an advanced cooling process (e.g., a thermodynamic cooling model that eliminates any need for a cooling fan, a forced air cooling process and/or a liquid cooling process). The unit also includes a layered motherboard configuration, and optimized processing and memory ratios. The bus architecture of the unit enhances performance and increases both hardware and software stability. A highly flexible back plane provides support to peripherals and vertical applications. Other implementations of the present invention embrace the use of a durable and dynamically modular processing unit that is greater than or less than a 3½-inch cube platform. Similarly, other implementations embrace the use of shapes other than a cube.


Implementation of the present invention provides a platform that may be employed in association with all types of computer enterprises. The platform allows for a plethora of modifications that may be made with minimal impact to the dynamically modular unit, thereby enhancing the usefulness of the platform across all type of applications.


While the methods and processes of the present invention have proven to be particularly useful in the area of personal computing enterprises, those skilled in the art will appreciate that the methods and processes of the present invention can be used in a variety of different applications and in a variety of different areas of manufacture to yield customizable enterprises, including enterprises for any industry utilizing control systems or smart-interface systems and/or enterprises that benefit from the implementation of such devices. Examples of such industries include, but are not limited to, automotive industries, avionic industries, hydraulic control industries, auto/video control industries, telecommunications industries, medical industries, special application industries, and electronic consumer device industries. Accordingly, the systems and methods of the present invention provide massive computing power to markets, including markets that have traditionally been untapped by current computer techniques.


These and other features and advantages of the present invention will be set forth or will become more fully apparent in the description that follows. The features and advantages may be realized and obtained by means of the instruments and combinations provided herein. Furthermore, the features and advantages of the invention may be learned by the practice of the invention or will be obvious from the description, as set forth hereinafter.





BRIEF DESCRIPTION OF THE DRAWINGS

In order to set forth the manner in which the above recited and other features and advantages of the present invention are obtained, a more particular description of the invention will be rendered by reference to specific embodiments thereof, which are illustrated in the appended drawings. Understanding that the drawings depict only typical embodiments of the present invention and are not, therefore, to be considered as limiting the scope of the invention, the present invention will be described and explained with additional specificity and detail through the use of the accompanying drawings in which:



FIG. 1 illustrates a block diagram that provides a representative modular processing unit connected to peripherals to provide a representative computing enterprise in accordance with the present invention;



FIG. 2 illustrates a representative embodiment of a durable and dynamically modular processing unit;



FIG. 3 provides another view of the embodiment of FIG. 2 having a non-peripheral based encasement, a cooling process (e.g., thermodynamic convection cooling, forced air, and/or liquid cooling), an optimized layered printed circuit board configuration, optimized processing and memory ratios, and a dynamic back plane that provides increased flexibility and support to peripherals and applications;



FIG. 4 provides a representative enterprise wherein a dynamically modular processing unit, having a non-peripheral based encasement, is employed alone in a personal computing enterprise;



FIG. 5 provides a representative enterprise wherein a dynamically modular processing unit, having a non-peripheral based encasement, is employed in another representative computing enterprise;



FIG. 6 provides another representative enterprise similar to FIG. 5 that includes additional peripherals, such as removable drives or other modular peripherals;



FIG. 7 provides another representative enterprise wherein a dynamically modular processing unit is utilized in an electronic enterprise;



FIG. 8 provides another representative enterprise, wherein a dynamically modular processing unit is utilized as a handheld enterprise;



FIG. 9 provides a utilization of the embodiment of FIG. 8 in another representative enterprise;



FIG. 10 provides another representative handheld enterprise having a non-peripheral based encasement combined with an external flip-up I/O peripheral;



FIG. 11 provides another view of the embodiment of FIG. 10;



FIG. 12 provides a representative enterprise wherein a dynamically modular processing unit is employed in a representative consumer electrical device;



FIG. 13 provides another representative enterprise wherein a dynamically modular processing unit is employed in a representative electrical device;



FIG. 14 provides a representative enterprise wherein one or more dynamically modular processing units are employed in another electrical device;



FIG. 15 provides a representative enterprise wherein one or more dynamically modular processing units are employed in another representative device; and



FIG. 16 provides a representative enterprise wherein multiple dynamically modular processing units, each having a non-peripheral based encasement, are oriented and employed in a computing enterprise to provide increased processing capabilities.





DETAILED DESCRIPTION OF THE INVENTION

The present invention relates to systems and methods for providing a dynamically modular processing unit. In particular, embodiments of the present invention take place in association with a modular processing unit that is lightweight, compact, and is configured to be selectively used alone or oriented with one or more additional processing units in an enterprise. In some embodiments, a modular processing unit includes a non-peripheral based encasement, a cooling process (e.g., thermodynamic convection cooling, forced air, and/or liquid cooling), an optimized layered printed circuit board configuration, optimized processing and memory ratios, and a dynamic back plane that provides increased flexibility and support to peripherals and applications.


Embodiments of the present invention embrace a platform that may be employed in association with all types of computer and/or electrical enterprises. The platform allows for a plethora of modifications that may be made with minimal impact to the dynamic modular unit, thereby enhancing the usefulness of the platform across all types of applications. Moreover, as indicated above, the modular processing unit may function alone or may be associated with one or more other modular processing units in a customizable enterprise to provide enhanced processing capabilities.



FIG. 1 and the corresponding discussion are intended to provide a general description of a suitable operating environment in accordance with embodiments of the present invention. As will be further discussed below, embodiments of the present invention embrace the use of one or more dynamically modular processing units in a variety of customizable enterprise configurations, including in a networked or combination configuration, as will be discussed below.


Embodiments of the present invention embrace one or more computer readable media, wherein each medium may be configured to include or includes thereon data or computer executable instructions for manipulating data. The computer executable instructions include data structures, objects, programs, routines, or other program modules that may be accessed by one or more processors, such as one associated with a general-purpose modular processing unit capable of performing various different functions or one associated with a special-purpose modular processing unit capable of performing a limited number of functions.


Computer executable instructions cause the one or more processors of the enterprise to perform a particular function or group of functions and are examples of program code means for implementing steps for methods of processing. Furthermore, a particular sequence of the executable instructions provides an example of corresponding acts that may be used to implement such steps.


Examples of computer readable media include random-access memory (“RAM”), read-only memory (“ROM”), programmable read-only memory (“PROM”), erasable programmable read-only memory (“EPROM”), electrically erasable programmable read-only memory (“EEPROM”), compact disk read-only memory (“CD-ROM”), any solid state storage device (e.g., flash memory, smart media, etc.), or any other device or component that is capable of providing data or executable instructions that may be accessed by a processing unit.


With reference to FIG. 1, a representative enterprise includes modular processing unit 10, which may be used as a general-purpose or special-purpose processing unit. For example, modular processing unit 10 may be employed alone or with one or more similar modular processing units as a personal computer, a notebook computer, a personal digital assistant (“PDA”) or other hand-held device, a workstation, a minicomputer, a mainframe, a supercomputer, a multi-processor system, a network computer, a processor-based consumer device, a smart appliance or device, a control system, or the like. Using multiple processing units in the same enterprise provides increased processing capabilities. For example, each processing unit of an enterprise can be dedicated to a particular task or can jointly participate in distributed processing.


In FIG. 1, modular processing unit 10 includes one or more buses and/or interconnect(s) 12, which may be configured to connect various components thereof and enables data to be exchanged between two or more components. Bus(es)/interconnect(s) 12 may include one of a variety of bus structures including a memory bus, a peripheral bus, or a local bus that uses any of a variety of bus architectures. Typical components connected by bus(es)/interconnect(s) 12 include one or more processors 14 and one or more memories 16. Other components may be selectively connected to bus(es)/interconnect(s) 12 through the use of logic, one or more systems, one or more subsystems and/or one or more I/O interfaces, hereafter referred to as “data manipulating system(s) 18.” Moreover, other components may be externally connected to bus(es)/interconnect(s) 12 through the use of logic, one or more systems, one or more subsystems and/or one or more I/O interfaces, and/or may function as logic, one or more systems, one or more subsystems and/or one or more I/O interfaces, such as modular processing unit(s) 30 and/or proprietary device(s) 34. Examples of I/O interfaces include one or more mass storage device interfaces, one or more input interfaces, one or more output interfaces, and the like. Accordingly, embodiments of the present invention embrace the ability to use one or more I/O interfaces and/or the ability to change the usability of a product based on the logic or other data manipulating system employed.


The logic may be tied to an interface, part of a system, subsystem and/or used to perform a specific task. Accordingly, the logic or other data manipulating system may allow, for example, for IEEE1394 (firewire), wherein the logic or other data manipulating system is an I/O interface. Alternatively or additionally, logic or another data manipulating system may be used that allows a modular processing unit to be tied into another external system or subsystem. For example, an external system or subsystem that may or may not include a special I/O connection. Alternatively or additionally, logic or other data manipulating system may be used wherein no external I/O is associated with the logic. Embodiments of the present invention also embrace the use of specialty logic, such as for ECUs for vehicles, hydraulic control systems, etc. and/or logic that informs a processor how to control a specific piece of hardware. Moreover, those skilled in the art will appreciate that embodiments of the present invention embrace a plethora of different systems and/or configurations that utilize logic, systems, subsystems and/or I/O interfaces.


As provided above, embodiments of the present invention embrace the ability to use one or more I/O interfaces and/or the ability to change the usability of a product based on the logic or other data manipulating system employed. For example, where a modular processing unit is part of a personal computing system that includes one or more I/O interfaces and logic designed for use as a desktop computer, the logic or other data manipulating system may be changed to include flash memory or logic to perform audio encoding for a music station that wants to take analog audio via two standard RCAs and broadcast them to an IP address. Accordingly, the modular processing unit may be part of a system that is used as an appliance rather than a computer system due to a modification made to the data manipulating system(s) (e.g., logic, system, subsystem, I/O interface(s), etc.) on the back plane of the modular processing unit. Thus, a modification of the data manipulating system(s) on the back plane can change the application of the modular processing unit. Accordingly, embodiments of the present invention embrace very adaptable modular processing units.


As provided above, processing unit 10 includes one or more processors 14, such as a central processor and optionally one or more other processors designed to perform a particular function or task. It is typically processor 14 that executes the instructions provided on computer readable media, such as on memory(ies) 16, a magnetic hard disk, a removable magnetic disk, a magnetic cassette, an optical disk, or from a communication connection, which may also be viewed as a computer readable medium.


Memory(ies) 16 includes one or more computer readable media that may be configured to include or includes thereon data or instructions for manipulating data, and may be accessed by processor(s) 14 through bus(es)/interconnect(s) 12. Memory(ies) 16 may include, for example, ROM(s) 20, used to permanently store information, and/or RAM(s) 22, used to temporarily store information. ROM(s) 20 may include a basic input/output system (“BIOS”) having one or more routines that are used to establish communication, such as during start-up of modular processing unit 10. During operation, RAM(s) 22 may include one or more program modules, such as one or more operating systems, application programs, and/or program data.


As illustrated, at least some embodiments of the present invention embrace a non-peripheral encasement, which provides a more robust processing unit that enables use of the unit in a variety of different applications. In FIG. 1, one or more mass storage device interfaces (illustrated as data manipulating system(s) 18) may be used to connect one or more mass storage devices 24 to bus(es)/interconnect(s) 12. The mass storage devices 24 are peripheral to modular processing unit 10 and allow modular processing unit 10 to retain large amounts of data. Examples of mass storage devices include hard disk drives, magnetic disk drives, tape drives and optical disk drives.


A mass storage device 24 may read from and/or write to a magnetic hard disk, a removable magnetic disk, a magnetic cassette, an optical disk, or another computer readable medium. Mass storage devices 24 and their corresponding computer readable media provide nonvolatile storage of data and/or executable instructions that may include one or more program modules, such as an operating system, one or more application programs, other program modules, or program data. Such executable instructions are examples of program code means for implementing steps for methods disclosed herein.


Data manipulating system(s) 18 may be employed to enable data and/or instructions to be exchanged with modular processing unit 10 through one or more corresponding peripheral I/O devices 26. Examples of peripheral I/O devices 26 include input devices such as a keyboard and/or alternate input devices, such as a mouse, trackball, light pen, stylus, or other pointing device, a microphone, a joystick, a game pad, a satellite dish, a scanner, a camcorder, a digital camera, a sensor, and the like, and/or output devices such as a monitor or display screen, a speaker, a printer, a control system, and the like. Similarly, examples of data manipulating system(s) 18 coupled with specialized logic that may be used to connect the peripheral I/O devices 26 to bus(es)/interconnect(s) 12 include a serial port, a parallel port, a game port, a universal serial bus (“USB”), a firewire (IEEE 1394), a wireless receiver, a video adapter, an audio adapter, a parallel port, a wireless transmitter, any parallel or serialized I/O peripherals or another interface.


Data manipulating system(s) 18 enable an exchange of information across one or more network interfaces 28. Examples of network interfaces 28 include a connection that enables information to be exchanged between processing units, a network adapter for connection to a local area network (“LAN”) or a modem, a wireless link, or another adapter for connection to a wide area network (“WAN”), such as the Internet. Network interface 28 may be incorporated with or peripheral to modular processing unit 10, and may be associated with a LAN, a wireless network, a WAN and/or any connection between processing units.


Data manipulating system(s) 18 enable modular processing unit 10 to exchange information with one or more other local or remote modular processing units 30 or computer devices. A connection between modular processing unit 10 and modular processing unit 30 may include hardwired and/or wireless links. Accordingly, embodiments of the present invention embrace direct bus-to-bus connections. This enables the creation of a large bus system. It also eliminates hacking as currently known due to direct bus-to-bus connections of an enterprise. Furthermore, data manipulating system(s) 18 enable modular processing unit 10 to exchange information with one or more proprietary I/O connections 32 and/or one or more proprietary devices 34.


Program modules or portions thereof that are accessible to the processing unit may be stored in a remote memory storage device. Furthermore, in a networked system or combined configuration, modular processing unit 10 may participate in a distributed computing environment where functions or tasks are performed by a plurality of processing units. Alternatively, each processing unit of a combined configuration/enterprise may be dedicated to a particular task. Thus, for example, one processing unit of an enterprise may be dedicated to video data, thereby replacing a traditional video card, and provides increased processing capabilities for performing such tasks over traditional techniques.


While those skilled in the art will appreciate that embodiments of the present invention may comprise a variety of configurations, reference is made to FIG. 2, which illustrates a representative embodiment of a durable and dynamically modular processing unit. In the illustrated embodiment of FIG. 2, processing unit 40 is durable and dynamically modular. In the illustrated embodiment, unit 40 is a 3½-inch (8.9 cm) cube platform that utilizes an advanced thermodynamic cooling model, eliminating any need for a cooling fan.


However, as provided herein, embodiments of the present invention embrace the use of other cooling processes in addition to or in place of a thermodynamic cooling process, such as a forced air cooling process and/or a liquid cooling process. Moreover, while the illustrated embodiment includes a 3½-inch cube platform, those skilled in the art will appreciate that embodiments of the present invention embrace the use of a modular processing unit that is greater than or less than a 3½-inch cube platform. Similarly, other embodiments embrace the use of shapes other than a cube.


Processing unit 40 also includes a layered motherboard configuration, that optimizes processing and memory ratios, and a bus architecture that enhances performance and increases both hardware and software stability, each of which will be further discussed below. Those skilled in the art will appreciate that other embodiments of the present invention also embrace non-layered motherboards. Moreover, other embodiments of the present invention embrace embedded motherboard configurations, wherein components of the motherboard are embedded into one or more materials that provide an insulation between components and embed the components into the one or more materials, and wherein one or more of the motherboard components are mechanical, optical, electrical or electro-mechanical. Furthermore, at least some of the embodiments of embedded motherboard configurations include mechanical, optical, electrical and/or electro-mechanical components that are fixed into a three-dimensional, sterile environment. Examples of such materials include polymers, rubbers, epoxies, and/or any non-conducting embedding compound(s).


Embodiments of the present invention embrace providing processing versatility. For example, in accordance with at least some embodiments of the present invention, processing burdens are identified and then solved by selectively dedicating and/or allocating processing power. For example, a particular system is defined according to specific needs, such that dedication or allocation of processing power is controlled. Thus, one or more modular processing units may be dedicated to provide processing power to such specific needs (e.g., video, audio, one or more systems, one or more subsystems, etc.). In some embodiments, being able to provide processing power decreases the load on a central unit. Accordingly, processing power is driven to the areas needed.


While the illustrated embodiment, processing unit 40 includes a 2 HGz processor and 1.5 GB of RAM, those skilled in the art will appreciate that other embodiments of the present invention embrace the use of a faster or slower processor and/or more or less RAM. In at least some embodiments of the present invention, the speed of the processor and the amount of RAM of a processing unit depends on the nature for which the processing unit is to be used.


A highly dynamic, customizable, and interchangeable back plane 44 provides support to peripherals and vertical applications. In the illustrated embodiment, back plane 44 is selectively coupled to encasement 42 and may include one or more features, interfaces, capabilities, logic and/or components that allow unit 40 to be dynamically customizable. In the illustrated embodiment, back plane 44 includes DVI Video port 46, Ethernet port 48, USB ports 50 (50a and 50b), SATA bus ports 52 (52a and 52b), power button 54, and power port 56. Back plane 44 may also include a mechanism that electrically couples two or more modular processing units together to increase the processing capabilities of the entire system as indicated above, and to provide scaled processing as will be further disclosed below.


Those skilled in the art will appreciate that back plane 44 with its corresponding features, interfaces, capabilities, logic and/or components are representative only and that embodiments of the present invention embrace back planes having a variety of different features, interfaces, capabilities and/or components. Accordingly, a processing unit is dynamically customizable by allowing one back plane to be replaced by another back plane in order to allow a user to selectively modify the logic, features and/or capabilities of the processing unit.


Moreover, embodiments of the present invention embrace any number and/or type of logic and/or connectors to allow use of one or more modular processing units 40 in a variety of different environments. For example, the environments include vehicles (e.g., cars, trucks, motorcycles, etc.), hydraulic control systems, and other environments. The changing of data manipulating system(s) on the back plane allows for scaling vertically and/or horizontally for a variety of environments, as will be further discussed below.


Furthermore, embodiments of the present invention embrace a variety of shapes and sizes of modular processing units. For example, in FIG. 2 modular processing unit 40 is a cube that is smaller than traditional processing units for a variety of reasons.


As will be appreciated by those skilled in the art, embodiments of the present invention are easier to support than traditional techniques because of, for example, materials used, the size and/or shape, the type of logic and/or an elimination of a peripherals-based encasement.


In the illustrated embodiment, power button 54 includes three states, namely on, off and standby for power boot. When the power is turned on and received, unit 40 is instructed to load and boot an operating system supported in memory. When the power is turned off, processing control unit 40 will interrupt any ongoing processing and begin a shut down sequence that is followed by a standby state, wherein the system waits for the power on state to be activated.


USB ports 50 are configured to connect peripheral input/output devices to processing unit 40. Examples of such input or output devices include a keyboard, a mouse or trackball, a monitor, printer, another processing unit or computer device, a modem, and a camera.


SATA bus ports 52 are configured to electronically couple and support mass storage devices that are peripheral to processing unit 40. Examples of such mass storage devices include floppy disk drives, CD-ROM drives, hard drives, tape drives, and the like.


As provided above, other embodiments of the present invention embrace the use of additional ports and means for connecting peripheral devices, as will be appreciated by one of ordinary skill in the art. Therefore, the particular ports and means for connecting specifically identified and described herein are intended to be illustrative only and not limiting in any way.


As provided herein, a variety of advantages exist through the use of a non-peripheral processing unit over larger, peripheral packed computer units. By way of example, the user is able to selectively reduce the space required to accommodate the enterprise, and may still provide increased processing power by adding processing units to the system while still requiring less overall space. Moreover, since each of the processing units includes solid-state components rather than systems that are prone to breaking down, the individual units may be hidden (e.g., in a wall, in furniture, in a closet, in a decorative device such as a clock).


The durability of the individual processing units/cubes allows processing to take place in locations that were otherwise unthinkable with traditional techniques. For example, the processing units can be buried in the earth, located in water, buried in the sea, placed on the heads of drill bits that drive hundreds of feet into the earth, on unstable surfaces in furniture, etc. The potential processing locations are endless. Other advantages include a reduction in noise and heat, an ability to provide customizable “smart” technology into various devices available to consumers, such as furniture, fixtures, vehicles, structures, supports, appliances, equipment, personal items, etc.


With reference now to FIG. 3, another view of the embodiment of FIG. 2 is provided, wherein the view illustrates processing unit 40 with the side walls of the cube removed to more fully illustrate the non-peripheral based encasement, cooling process (e.g., thermodynamic convection cooling, forced air, and/or liquid cooling), optimized layered circuit board configuration, and dynamic back plane. In the illustrated embodiment, the various boards are coupled together by using a force fit technique, which prevents accidental decoupling of the boards and enables interchangeability. The boards provide for an enhanced EMI distribution and/or chip/logic placement. Those skilled in the art will appreciate that embodiments of the present invention embrace any number of boards and/or configurations. Furthermore, board structures may be modified for a particular benefit and/or need based on one or more applications and/or features. In FIG. 3, processing unit 40 includes a layered circuit board/motherboard configuration 60 that includes two parallel sideboards 62 (62a and 62b) and a central board 64 transverse to and electronically coupling sideboards 62. While the illustrated embodiment provides a tri-board configuration, those skilled in the art will appreciate that embodiments of the present invention embrace board configurations having less than three boards, and layered board configurations having more than three boards. Moreover, embodiments of the present invention embrace other configurations of circuit boards, other than boards being at right angles to each other.


In the illustrated embodiment, the layered motherboard 60 is supported within encasement 42 using means for coupling motherboard 60 to encasement 42. In the illustrated embodiment, the means for coupling motherboard 60 to encasement 42 include a variety of channeled slots that are configured to selectively receive at least a portion of motherboard 60 and to hold motherboard 60 in position. As upgrades are necessary with the advancing technology, such as when processor 66 is to be replaced with an improved processor, the corresponding board (e.g., central board 64) is removed from the encasement 42 and a new board with a new processor is inserted to enable the upgrade. Accordingly, embodiments of the present invention have proven to facilitate upgrades as necessary and to provide a customizable and dynamic processing unit.


Processing unit 40 also includes one or more processors that at are configured to perform one or more tasks. In FIG. 3, the one or more processors are illustrated as processor 66, which is coupled to central board 64. As technology advances, there may be a time when the user of processing unit 40 will want to replace processor 66 with an upgraded processor. Accordingly, central board 64 may be removed from encasement 42 and a new central board having an upgraded processor may be installed and used in association with unit 40. Accordingly, embodiments of the present invention embrace dynamically customizable processing units that are easily upgraded and thus provide a platform having longevity in contrast to traditional techniques.


With reference now to FIG. 4, a representative enterprise 70 is illustrated, wherein a dynamically modular processing unit 40 having a non-peripheral based encasement, is employed alone in a personal computing enterprise. In the illustrated embodiment, processing unit 40 includes power connection 71 and employs wireless technology with the peripheral devices of enterprise 70. The peripheral devices include monitor 72 having hard disk drive 74, speakers 76, and CD ROM drive 78, keyboard 80 and mouse 82. Those skilled in the art will appreciate that embodiments of the present invention also embrace personal computing enterprises that employ technologies other than wireless technologies.


Processing unit 40 is the driving force of enterprise 70 since it provides the processing power to manipulate data in order to perform tasks. The dynamic and customizable nature of the present invention allows a user to easily augment processing power. In the present embodiment, processing unit 40 is a 3½-inch (8.9 cm) cube that utilizes thermodynamic cooling and optimizes processing and memory ratios. However, as provided herein, embodiments of the present invention embrace the use of other cooling processes in addition to or in place of a thermodynamic cooling process, such as a forced air cooling process and/or a liquid cooling process. Furthermore, while the illustrated embodiment includes a 3½-inch cube platform, those skilled in the art will appreciate that embodiments of the present invention embrace the use of a modular processing unit that is greater than or less than a 3½-inch cube platform. Similarly, other embodiments embrace the use of shapes other than a cube.


In particular, processing unit 40 of the illustrated embodiment includes a 2 GHz processor, 1.5 G RAM, a 512 L2 cache, and wireless networking interfaces. So, for example, should the user of enterprise 70 determine that increased processing power is desired for enterprise 70, rather than having to purchase a new system as is required by some traditional technologies, the user may simply add one or more modular processing units to enterprise 70. The processing units/cubes may be selectively allocated by the user as desired for performing processing. For example, the processing units may be employed to perform distributive processing, each unit may be allocated for performing a particular task (e.g., one unit may be dedicated for processing video data, or another task), or the modular units may function together as one processing unit.


While the present example includes a processing unit that includes a 2 GHz processor, 1.5 G RAM, and a 512 L2 cache, those skilled in the art will appreciate that other embodiments of the present invention embrace the use of a faster or slower processor, more or less RAM, and/or a different cache. In at least some embodiments of the present invention, the capabilities of the processing unit depends on the nature for which the processing unit will be used.


While FIG. 4 illustrates processing unit 40 on top of the illustrated desk, the robust nature of the processing unit/cube allows for unit 40 to alternatively be placed in a non-conspicuous place, such as in a wall, mounted underneath the desk, in an ornamental device or object, etc. Accordingly, the illustrated embodiment eliminates traditional towers that tend to be kicked and that tend to produce sound from the cooling system inside of the tower. No sound is emitted from unit 40 as all internal components are solid states when convection cooling or liquid cooling is employed.


With reference now to FIG. 5, another example is provided for utilizing a modular processing unit in a computing enterprise. In FIG. 5, an ability of modular processing unit 40 to function as a load-bearing member is illustrated. For example, a modular processing unit may be used to bridge two or more structures together and to contribute to the overall structural support and stability of the structure or enterprise. In addition, a modular processing unit may bear a load attached directly to a primary support body. For example, a computer screen or monitor may be physically supported and the processing controlled by a modular processing unit. In the illustrated embodiment, monitor 90 is mounted to modular processing unit 40, which is in turn mounted to a stand 92 having a base 94.


With reference now to FIG. 6, another representative enterprise is illustrated, wherein a dynamically modular processing unit 40 having a non-peripheral based encasement, is employed computing enterprise. In FIG. 6, the representative enterprise is similar to the embodiment illustrated in FIG. 5, however one or more modular peripherals are selectively coupled to the enterprise. In particular, FIG. 6 illustrates mass storage devices 93 that are selectively coupled to the enterprise as peripherals. Those skilled in the art will appreciate that any number (e.g., less than two or more than two) and/or type of peripherals may be employed. Examples of such peripherals include mass storage devices, I/O devices, network interfaces, other modular processing units, proprietary I/O connections; proprietary devices, and the like.


With reference now to FIG. 7, another representative embodiment is illustrated, wherein a dynamically modular processing unit 40 having a non-peripheral based encasement, is employed in an enterprise. In accordance with at least some embodiments of the present invention, a modular processing unit having a non-peripheral based encasement may be employed in a central processing unit or in other electronic devices, including a television, a stereo system, a recording unit, a set top box, or any other electronic device. Accordingly, the modular processing unit may be selectively used to in the enterprise to monitor, warn, inform, control, supervise, record, recognize, etc. In FIG. 7, modular processing unit is coupled to a power source 94, one or more other peripherals 95, and connections 96 for use in the enterprise.


As provided herein, embodiments of the present invention embrace a variety of shapes and sizes for a modular processing unit. With reference now to FIG. 8, a modular processing unit 40 is illustrated that is employed as a hand-held computing enterprise, such as a personal digital assistant (“PDA”). An I/O peripheral 97 is coupled to the modular processing unit 40. In the illustrated embodiment, the I/O peripheral 97 includes a monitor and a stylus to enable input and output. Those skilled in the art will appreciate that additional peripherals may be included, such as speakers, a microphone, a cellular telephone, keyboard, or any other type of peripheral, representative examples of such will be provided below.


In the embodiment of FIG. 8, the hand-held computing enterprise has the dimensions of 3.5″×4.75″×0.75″, however those skilled in the art will appreciate that the present invention also embraces embodiments that are larger or smaller than the illustrated embodiment. In FIG. 8, the I/O peripheral 97 is a slide on pieces that is selectively coupled to modular processing unit 40, which includes a non-layered board design to allow unit 40 to be more slender. Additional peripherals include a power source and mass storage device. In one embodiment, the mass storage device is a 40 G hard drive that enables the user to always have all of his/her files. Accordingly, the embodiment of FIG. 8 enables a user to employ a complete computer in the palm of his/her hand. Moreover, because of the solid state components, the embodiment of FIG. 8 is more durable than traditional techniques. Furthermore, in at least some embodiments, the casing includes metal to increase the durability. Accordingly, if unit 40 is dropped, the core will not be broken.


With reference now to FIG. 9, another representative enterprise is illustrated that includes a dynamically modular processing unit 40 having a non-peripheral based encasement. In FIG. 9, processing unit 40, having an I/O peripheral 97, is selectively coupled to peripheral 98 to allow the representative enterprise to function as a high-end laptop computer. Utilizing a liquid cooling technique, for example, processing unit 40 can be a very powerful handheld machine. And, as illustrated in FIG. 9, unit 40 may be selectively inserted like a cartridge into a large I/O peripheral 98, which includes a keyboard, monitor, speakers, and optionally logic depending on end user application. Once unit 40 is decoupled/ejected from peripheral 98, unit 40 can retain the files to allow the user to always have his/her files therewith. Accordingly, there is no need to synchronize unit 40 with peripheral 98 since unit 40 includes all of the files. While the embodiment illustrated in FIG. 9 includes one modular processing unit, other embodiments of the present invention embrace the utilization of multiple processing units.


Similarly, modular processing unit 40 may be inserted or otherwise coupled to a variety of other types of peripherals, including an enterprise in a vehicle, at home, at the office, or the like. Unit 40 may be used to preserve and provide music, movies, pictures or any other audio and/or video.


With reference now to FIGS. 10-11, another representative enterprise is illustrated, wherein a dynamically modular processing unit 40 having a non-peripheral based encasement, is employed in a personal computing enterprise. In FIGS. 10-11, modular processing unit 40 is coupled to a flip top peripheral 99, which includes a monitor, thumb keyboard and mouse device. The flip top peripheral 99 runs at full speeds with a hand top computer to do spreadsheets, surf the internet, and other functions and/or tasks. The embodiment illustrated in FIGS. 10-11 boots a full version of an operating system when the flip top is open. In another embodiment, flip top peripheral 99 and I/O peripheral 97 (FIG. 8) are simultaneously coupled to the same modular processing device such that the enterprise boots a full version of an operating system when the flip top is open and runs a modified version when closed that operates on minimal power and processing power.


In further embodiments, modular processing units are employed as MP3 players and/or video players. In other embodiments, a camera is employed as a peripheral and the images/video are preserved on the modular processing unit.


As provided above, embodiments of the present invention are extremely versatile. As further examples, processing control unit 40 may be used to physically support and/or provide processing to various fixtures or devices, such a lighting fixture (FIG. 12), an electrical outlet (FIG. 13), or a breaker box (FIG. 14). As provided herein, at least some embodiments of the present invention embrace a modular processing unit that functions as an engine that drives and controls the operation of a variety of components, structures, assemblies, equipment modules, etc.


With reference now to FIG. 12, a representative enterprise is illustrated wherein a dynamically modular processing unit is employed in a representative consumer electrical device. In FIG. 12, modular processing unit 40 is incorporated a lighting fixture 100. For example, modular processing unit 40 may be used to control the on/off, dimming, and other attributes of lighting fixture 100, such as monitoring the wattage used by the bulb and alerting a control center of any maintenance required for lighting fixture 100 or any other desirable information. In the illustrated embodiment, modular processing unit 40 is mounted to a ceiling structure via slide-on mounting bracket 102 and to lighting fixture 100 using a mounting bracket slide-on lighting module 104 that is slid into slide receivers (not shown) located in the primary support body of modular processing unit 40. Lighting module 104 may support one or more light bulbs and a cover as shown. In the illustrated embodiment, modular processing unit 40 is also mounted to a slide on dimmer 194.


With reference to FIG. 13, a representative enterprise is illustrated, wherein a dynamically modular processing unit 40 having a non-peripheral based encasement is employed in another representative electrical device, wherein the representative device is an electrical outlet or plug that is used for 802.11x distribution. In FIG. 13, modular processing unit 40 is coupled to an AC interface 107, AC plug peripheral 108, and mounting bracket 109. AC plug peripheral 108 and mounting bracket 109 are slide-on peripherals. Modular processing unit 40 is powered by the ac distribution into unit 40 and is used as a smart plug to monitor, control, oversee, and/or allocate power distribution.


In one embodiment, unit 40 is utilized as a router. In another embodiment, unit 40 is employed as a security system. In another embodiment, unit 40 monitors electrical distribution and disconnects power as needed to ensure safety. For example, unit 40 is able to detect is an individual has come in contact with the electrical distribution and automatically shuts off the power. In some embodiments, technologies, such as X10 based technologies or other technologies, are used to connect multiple enterprises, such as the one illustrated in FIG. 13, over copper wire lines. In further embodiments, the multiple enterprises exchange data over, for example, a TCP/IP or other protocol.


Accordingly, embodiments of the present invention embrace the utilization of a modular processing unit in association with a mundane product to form a smart product. Although not exhaustive, other examples of products, systems and devices with a modular processing unit may be used to provide a smart product, system and/or device include a heating system, a cooling system, a water distribution system, a power distribution system, furniture, fixtures, equipment, gears, drills, tools, buildings, artificial intelligence, vehicles, sensors, video and/or audio systems, security systems, and many more products, systems and/or devices.


For example, a modular processing unit in association with a furnace may be used to control the efficiency of the furnace system. If the efficiency decreases, the modular processing unit may be programmed to provide the owner of the building, for example in an email communication, to change filters, service the system, identify a failure, or the like. Similarly, a modular processing unit may be used in association with a water supply to monitor the purity of the water and provide a warning in the event of contamination. Similarly, appliances (e.g., washers, dryers, dishwashers, refrigerators, and the like) may be made smart when used in association with a modular processing unit. Furthermore, the modular processing units may be used in association with a system that provides security, including detecting carbon monoxide, anthrax or other biological agents, radiological agents, or another agent or harmful substance. Moreover, due to the stability and versatility of the processing units, the modular processing units may be placed in locations previously unavailable. In at least some embodiments, the use of a modular processing unit with a super structure allows the modular processing unit to take on qualities of the super structure.


With reference now to FIG. 14, a representative enterprise is illustrated wherein one or more dynamically modular processing units are employed in another representative device, namely a voltage monitoring breaker box. In the illustrated embodiment, modular processing units 40 are used to transform a standard breaker box 114 into a voltage monitoring breaker box 110. Dual redundant modular processing units 40 function to process control breaker box 110 and monitor the voltage, in real-time, existing within breaker box 110 and throughout the house. Attached to each modular processing unit 40 is a voltage monitoring back plate 112, which attach using slide receivers. While the illustrated embodiment provides two modular processing units, those skilled in the art will appreciate that other embodiments embrace the use of one modular processing units or more than two processing units.


With reference now to FIG. 15, another representative enterprise is illustrated wherein one or more dynamically modular processing units are employed in a representative device. In FIG. 15, modular processing units 40 are used in a load-bearing configuration of a table assembly 120, which employs slide-on leg mounts 122 that couple to respective slide receivers on corresponding modular processing units 40 to comprise the legs of table assembly 120. In the illustrated configuration, a plurality of modular processing units 40 is physically and electronically coupled together, and comprises the primary physical structure of table assembly 120. Also shown is a slide-on DVD and hard drive module 124 that allow table assembly 120 to perform certain functions. Also illustrated is a plurality of modular processing unit bearing connectors 126.


These illustrations are merely exemplary of the capabilities of one or more modular processing units in accordance with embodiments of the present invention. Indeed, one of ordinary skill in the art will appreciate that embodiments of the present invention embrace many other configurations, environments, and set-ups, all of which are intended to be within the scope of embodiments of the present invention.


As provided herein, the dynamic and modular nature of the processing units allow for one or more processing units that may be used with all types of enterprises. With reference now to FIG. 16, enterprise 130 is a server array that is configured for server clustering and includes multiple dynamically modular processing units 132, each having a non-peripheral based encasement, which are housed in cabinet 134 and are available for use in processing data. In the illustrated embodiment, cabinet 134 includes drawers that receive modular processing units 132. Enterprise 130 further includes mass storage devices 136 for preserving data.


While FIG. 16 illustrates a cabinet that includes drawers configured to receive the individual processing units/cube, other embodiments of the present invention include the use of a mounting bracket that may be used in association with a processing unit/cube to mount the unit/cube onto a bar. The illustrated embodiment further includes a cooling system (not show) that allows for temperature control inside of cabinet 134, and utilizes vents 138.


The modular nature of the processing units/cubes is illustrated by the use of the processing units in the various representative enterprises illustrated. Embodiments of the present invention embrace chaining the units/cubes in a copper and/or fiber channel design, coupling the cubes in either series or parallel, designating individual cubes to perform particular processing tasks, and other processing configurations and/or allocations.


Each unit/cube includes a completely re-configurable motherboard. In one embodiment, the one or more processors are located on the back plane of the motherboard and the RAM modules are located on planes that are transverse to the back plane of the motherboard. In a further embodiment, the modules are coupled right to the board rather than using traditional sockets. The clock cycle of the units are optimized to the RAM modules.


While one method for improving processing powering an enterprise includes adding one or more additional processing units/cubes to the enterprise, another method includes replacing planes of the motherboard of a particular unit/cube with planes having upgraded modules. Similarly, the interfaces available at each unit/cube may be updated by selectively replacing a panel of the unit/cube. Moreover, a 32-bit bus can be upgraded to a 64-bit bus, new functionality can be provided, new ports can be provided, a power pack sub system can be provided/upgraded, and other such modifications, upgrades and enhancements may be made to individual processing units/cubes by replacing one or more panels.


Thus, as discussed herein, embodiments of the present invention embrace systems and methods for providing a dynamically modular processing unit. In particular, embodiments of the present invention relate to providing a modular processing unit that is configured to be selectively oriented with one or more additional units in an enterprise. In at least some embodiments, a modular processing unit includes a non-peripheral based encasement, a cooling process (e.g., a thermodynamic convection cooling process, a forced air cooling process, and/or a liquid cooling process), an optimized layered printed circuit board configuration, optimized processing and memory ratios, and a dynamic back plane that provides increased flexibility and support to peripherals and applications.


The present invention may be embodied in other specific forms without departing from its spirit or essential characteristics. The described embodiments are to be considered in all respects only as illustrative and not restrictive. The present invention may be embodied in other specific forms without departing from its spirit or essential characteristics. The described embodiments are to be considered in all respects only as illustrative and not restrictive. The scope of the invention is, therefore, indicated by the appended claims rather than by the foregoing description. All changes that come within the meaning and range of equivalency of the claims are to be embraced within their scope.

Claims
  • 1. A data processing system, comprising: a circuit board configuration comprising a plurality of printed circuit boards that are coupled together by a force fit technique that prevents accidental decoupling of the boards and enables interchangeability;a processing system having a processor coupled to the circuit board configuration;memory coupled to the circuit board configuration and operably coupled to a bus system; andan interface coupled to the circuit board configuration and to the bus system and configured to communicatively couple a peripheral I/O device to the bus system.
  • 2. The system of claim 1, wherein one or more of the plurality of circuit boards is designed for a particular benefit based on one or more applications.
  • 3. The system of claim 1, further comprising a plurality of peripheral I/O devices each configured to solely and interchangeably couple to the interface.
  • 4. The device of claim 1, further comprising an encasement configured to house the circuit board configuration, the processing system, and at least a portion of the interface.
  • 5. The system of claim 4, further comprising an interchangeable back plane, wherein the interchangeable back plane couples to a portion of the encasement, and the coupling interface forms a portion of the interchangeable backplane.
  • 6. The system of claim 1, wherein the peripheral I/O device comprises at least one of: (i) a mass storage device;(ii) a peripheral input device;(iii) a peripheral output device;(iv) a network interface;(v) a second processing unit;(vi) a proprietary input connection;(vii) a proprietary output connection; and(viii) a proprietary device.
  • 7. A data processing system, comprising: a layered circuit board configuration comprising a plurality of printed circuit boards that are coupled together by a force fit technique that prevents accidental decoupling of the boards and enables interchangeability;a processing system having a processor coupled to the layered circuit board configuration;memory coupled to the layered circuit board configuration and operably coupled to a bus system;an interface directly coupled to the layered circuit board configuration;a first peripheral module configured to interchangeably couple to the interface, the first peripheral module being communicatively coupled directly to the bus system via the interface; anda second peripheral module configured to interchangeably couple to the interface following removal of the first peripheral module from the interface, the second peripheral module being communicatively coupled directly to the bus system via the interface, wherein the coupled first and second peripheral modules are operably connected to the processing system via the interface, the bus system, and the circuit board configuration.
  • 8. The system of claim 7, wherein one or more of the plurality of circuit boards is designed for a particular benefit based on one or more applications.
  • 9. The system of claim 7, further comprising a plurality of peripheral I/O devices each configured to solely and interchangeably couple to the interface.
  • 10. The system of claim 7, further comprising an encasement configured to house the processing system and at least a portion of the interface.
  • 11. The system of claim 10, further comprising an interchangeable back plane, wherein the interchangeable back plane couples to a portion of the encasement, and the coupling interface forms a portion of the interchangeable backplane.
  • 12. The system of claim 7, wherein the peripheral I/O device comprises at least one of: (i) a mass storage device;(ii) a peripheral input device;(iii) a peripheral output device;(iv) a network interface;(v) a second processing unit;(vi) a proprietary input connection;(vii) a proprietary output connection; and(viii) a proprietary device.
  • 13. The system of claim 7, wherein the processing unit is used in conjunction with a peripheral module selected from the group consisting of: (i) a personal computer;(ii) a notebook computer;(iii) a personal digital assistant;(iv) a handheld device;(v) a workstation;(vi) a minicomputer;(vii) a mainframe;(viii) a processor-based device;(ix) a smart device; and(x) a control system.
  • 14. A method for directly coupling a peripheral device to a bus system of a modular processing device, the method comprising: providing a processing system having an optimized circuit board configuration comprising a plurality of printed circuit boards, the processing system further comprising a processor, and memory operably coupled to the circuit board configuration and to a bus system;using a force fit technique to couple the circuit boards together, prevent accidental decoupling of the boards, and enable interchangeability of the boards;directly coupling an interface to the bus system, the interface being configure to receive a peripheral I/O device; andcommunicatively coupling the peripheral I/O device to the bus system through connecting the peripheral I/O device to the interface.
  • 15. The method of claim 14, further comprising: operably coupling the processor to one of the circuit boards; andoperably connecting the interface to one of the circuit board via the bus system.
  • 16. The method of claim 15, wherein the processing system is coupled with a peripheral module selected from the group consisting of: (i) a personal computer;(ii) a notebook computer;(iii) a personal digital assistant;(iv) a handheld device;(v) a workstation;(vi) a minicomputer;(vii) a mainframe;(viii) a processor-based device;(ix) a smart device; and(x) a control system.
  • 17. The method of claim 14, further comprising a plurality of peripheral I/O devices.
  • 18. The method of claim 17, further comprising operably coupling the plurality of peripheral I/O devices to the processor via the interface, the bus system, and the optimized circuit board.
  • 19. The method of claim 14, wherein the optimized circuit board configuration is a tri-board electrical printed circuit board.
RELATED APPLICATIONS

This is a continuation of U.S. patent application Ser. No. 11/483,956 filed Jul. 10, 2006, entitled SYSTEMS AND METHODS FOR PROVIDING A DYNAMICALLY MODULAR PROCESSING UNIT, which is a divisional application of U.S. patent application Ser. No. 10/691,114 filed Oct. 22, 2003, entitled SYSTEMS AND METHODS FOR PROVIDING A DYNAMICALLY MODULAR PROCESSING UNIT, now issued as U.S. Pat. No. 7,075,784 which claims priority to U.S. Provisional Patent Application Ser. No. 60/420,127 filed Oct. 22, 2002 entitled NON-PERIPHERALS PROCESSING CONTROL UNIT HAVING IMPROVED HEAT DISSIPATING PROPERTIES and to U.S. Provisional Patent Application Ser. No. 60/455,789 filed Mar. 19, 2003 entitled SYSTEMS AND METHODS FOR PROVIDING A DURABLE AND DYNAMICALLY MODULAR PROCESSING UNIT, which are all incorporated herein by reference, and is related to issued U.S. Pat. No. 7,256,991 filed Oct. 22, 2003, entitled NON-PERIPHERALS PROCESSING CONTROL MODULE HAVING IMPROVED HEAT DISSIPATING PROPERTIES, and is related to issued U.S. Pat. No. 7,242,574 filed Oct. 22, 2003, entitled ROBUST CUSTOMIZABLE COMPUTER PROCESSING SYSTEM. All are incorporated herein by reference.

US Referenced Citations (482)
Number Name Date Kind
744897 Braun Nov 1903 A
2270314 Kraus Jan 1942 A
3787818 Arnold et al. Jan 1974 A
3896419 Lange et al. Jul 1975 A
3921177 Munson Nov 1975 A
3932016 Ammenheuser Jan 1976 A
4232356 Saunders et al. Nov 1980 A
4389080 Clark et al. Jun 1983 A
4437074 Cohen et al. Mar 1984 A
4511964 Georg et al. Apr 1985 A
4791531 Jessup Dec 1988 A
4814777 Monser Mar 1989 A
4814970 Barbagelata et al. Mar 1989 A
4816993 Takahashi et al. Mar 1989 A
4829372 McCalley et al. May 1989 A
4837735 Allen et al. Jun 1989 A
4843403 Lalezari et al. Jun 1989 A
4853704 Diaz Aug 1989 A
4876644 Nuechterlein et al. Oct 1989 A
5036335 Jairam Jul 1991 A
5076794 Ganthier Dec 1991 A
5094624 Bakke et al. Mar 1992 A
5124712 Caille et al. Jun 1992 A
5124733 Haneishi Jun 1992 A
5131140 Zimmer Jul 1992 A
5136718 Haydt Aug 1992 A
5142255 Chang et al. Aug 1992 A
5181855 Mosquera et al. Jan 1993 A
5227957 Deters Jul 1993 A
5251097 Simmons et al. Oct 1993 A
5278730 Kikinis Jan 1994 A
5311397 Harshberger et al. May 1994 A
5329418 Tanabe Jul 1994 A
5349132 Miller et al. Sep 1994 A
5377356 Molyneaux Dec 1994 A
5383192 Alexander Jan 1995 A
5419712 Bellomo et al. May 1995 A
5430607 Smith Jul 1995 A
5449297 Bellomo et al. Sep 1995 A
5504918 Collette et al. Apr 1996 A
5534880 Button et al. Jul 1996 A
5539616 Kikinis Jul 1996 A
5541611 Peng et al. Jul 1996 A
5557291 Chu et al. Sep 1996 A
5589406 Kato et al. Dec 1996 A
5602721 Slade et al. Feb 1997 A
5661494 Bondyopadhyay Aug 1997 A
5663867 Honda et al. Sep 1997 A
5671430 Gunzinger Sep 1997 A
5689406 Wood et al. Nov 1997 A
5689654 Kikinis et al. Nov 1997 A
5694294 Ohashi et al. Dec 1997 A
5696983 Watanabe et al. Dec 1997 A
5736796 Price et al. Apr 1998 A
5761033 Wilhelm Jun 1998 A
5786984 Bonardi et al. Jul 1998 A
5793806 Maeda et al. Aug 1998 A
5801072 Barber Sep 1998 A
5805474 Danielson et al. Sep 1998 A
5822608 Dieffenderfer et al. Oct 1998 A
5844824 Newman et al. Dec 1998 A
5845391 Bellus et al. Dec 1998 A
5863211 Sobotta et al. Jan 1999 A
5896273 Varghese et al. Apr 1999 A
5909357 Orr Jun 1999 A
5938757 Bertsch Aug 1999 A
5940274 Sato et al. Aug 1999 A
5948087 Khan et al. Sep 1999 A
5949644 Park Sep 1999 A
5964854 Roozenbeek et al. Oct 1999 A
5999952 Jenkins et al. Dec 1999 A
6003100 Lee Dec 1999 A
6005767 Ku et al. Dec 1999 A
6011330 Goodman et al. Jan 2000 A
6021453 Klingman Feb 2000 A
6023507 Wookey Feb 2000 A
6029183 Jenkins et al. Feb 2000 A
6032257 Olarig et al. Feb 2000 A
6035356 Khan et al. Mar 2000 A
6037846 Oberhammer Mar 2000 A
6043987 Goodwin et al. Mar 2000 A
6049449 Cranston, III et al. Apr 2000 A
6058011 Hardt et al. May 2000 A
6137686 Saye Oct 2000 A
6151209 Lee et al. Nov 2000 A
6151650 Birzer Nov 2000 A
6153881 Castleman Nov 2000 A
6157533 Sallam et al. Dec 2000 A
6157537 Cheng Dec 2000 A
6178084 Shibasaki Jan 2001 B1
6181549 Mills et al. Jan 2001 B1
6188571 Roganti et al. Feb 2001 B1
6191750 Bonebright Feb 2001 B1
6192577 Larsson Feb 2001 B1
6216185 Chu Apr 2001 B1
6220346 Gissler Apr 2001 B1
6222735 Leman et al. Apr 2001 B1
6229700 Liu et al. May 2001 B1
6229710 Chen May 2001 B1
6246573 Khan et al. Jun 2001 B1
6259605 Schmitt Jul 2001 B1
6261104 Leman Jul 2001 B1
6275922 Bertsch Aug 2001 B1
6282433 Holshouser Aug 2001 B1
6288893 Faranda et al. Sep 2001 B1
6304459 Toyosato et al. Oct 2001 B1
6307742 Diaz et al. Oct 2001 B1
6321335 Chu Nov 2001 B1
6327152 Saye Dec 2001 B1
6331938 Hsieh et al. Dec 2001 B1
6351246 McCorkle Feb 2002 B1
6351375 Hsieh et al. Feb 2002 B1
6369849 Rzyski Apr 2002 B1
6370546 Kondo Apr 2002 B1
6373715 Zeng et al. Apr 2002 B1
6377446 Liau Apr 2002 B1
6388870 Canova, Jr. et al. May 2002 B1
6388880 El-Ghobashy et al. May 2002 B1
6389499 Frank, Jr. et al. May 2002 B1
6396453 Amyotte et al. May 2002 B2
6446192 Narasimhan et al. Sep 2002 B1
6463519 Yoshida et al. Oct 2002 B1
6467009 Winegarden et al. Oct 2002 B1
6482042 Tupper Nov 2002 B1
6490157 Unrein Dec 2002 B2
6512356 Webb Jan 2003 B1
6512488 Schantz Jan 2003 B2
6512963 Felde et al. Jan 2003 B1
6523079 Kikinis et al. Feb 2003 B2
6525696 Powell et al. Feb 2003 B2
6532152 White et al. Mar 2003 B1
6542354 Holtorf et al. Apr 2003 B1
6552691 Mohuchy et al. Apr 2003 B2
6574098 Netzel et al. Jun 2003 B2
6603430 Hill et al. Aug 2003 B1
6607408 Milan Aug 2003 B2
6618698 Beausoleil et al. Sep 2003 B1
6629181 Alappat et al. Sep 2003 B1
6633231 Okamoto et al. Oct 2003 B1
6636918 Aguilar et al. Oct 2003 B1
6643135 Tomioka Nov 2003 B2
6666705 Lauruhn et al. Dec 2003 B1
6680843 Farrow et al. Jan 2004 B2
6687128 Tokuhara Feb 2004 B2
6697032 Chitturi et al. Feb 2004 B2
6703981 Meitzler et al. Mar 2004 B2
6714411 Thompson et al. Mar 2004 B2
6718408 Esterberg et al. Apr 2004 B2
6724346 Le Bolzer et al. Apr 2004 B2
6727774 Novak Apr 2004 B1
6765539 Wang et al. Jul 2004 B1
6795926 Matula et al. Sep 2004 B1
6806845 Fund et al. Oct 2004 B2
6819550 Jobs et al. Nov 2004 B2
6859176 Choi Feb 2005 B2
6862173 Konshak et al. Mar 2005 B1
6863211 Moore et al. Mar 2005 B2
6911947 Cranor et al. Jun 2005 B1
6941247 Voigt et al. Sep 2005 B2
6954850 Howard et al. Oct 2005 B1
6957291 Moon et al. Oct 2005 B2
6977624 Szente et al. Dec 2005 B1
6993618 Chen et al. Jan 2006 B2
7053864 Lee May 2006 B1
7057568 Louzir et al. Jun 2006 B2
7064729 Olson Jun 2006 B2
7065381 Jenkins et al. Jun 2006 B2
7075784 Sullivan Jul 2006 B2
7092246 Tanaka et al. Aug 2006 B2
7155711 Vogel et al. Dec 2006 B2
7159053 Lakin Jan 2007 B1
7176837 Sonoda et al. Feb 2007 B2
7180457 Trott et al. Feb 2007 B2
7184264 Le et al. Feb 2007 B2
7209089 Schantz Apr 2007 B2
7228963 Feibelman et al. Jun 2007 B1
7236353 Davidson et al. Jun 2007 B2
7242574 Sullivan Jul 2007 B2
7245266 Szente et al. Jul 2007 B1
7245497 Klein et al. Jul 2007 B2
7256991 Sullivan Aug 2007 B2
7277783 Predelli Oct 2007 B2
7280082 Theobold et al. Oct 2007 B2
7327315 Starkie et al. Feb 2008 B2
7340763 Harris Mar 2008 B1
7359208 Ni Apr 2008 B2
7377603 Quijano May 2008 B2
7403169 Svensson et al. Jul 2008 B2
7414312 Nguyen et al. Aug 2008 B2
7436674 Barsun et al. Oct 2008 B2
7443350 Gaucher et al. Oct 2008 B2
7450077 Waterhouse et al. Nov 2008 B2
7538739 Tao May 2009 B2
7539023 Bulucea May 2009 B2
7557755 Han et al. Jul 2009 B2
7619881 Granville et al. Nov 2009 B1
7683460 Heitzer et al. Mar 2010 B2
7733635 Sullivan Jun 2010 B2
7764236 Hill et al. Jul 2010 B2
7764506 Sullivan Jul 2010 B2
7768470 Qin et al. Aug 2010 B2
7817412 Sullivan Oct 2010 B2
7869210 Moss Jan 2011 B2
7885056 Bopp Feb 2011 B2
7903407 Matsushima et al. Mar 2011 B2
7975109 McWilliams et al. Jul 2011 B2
7978465 Osaka et al. Jul 2011 B2
8028146 Yamamoto Sep 2011 B2
8059054 Mohammadian et al. Nov 2011 B2
8063841 Peng et al. Nov 2011 B2
8068340 Nguyen et al. Nov 2011 B1
8077476 Yasuda et al. Dec 2011 B2
8138985 Cooper Mar 2012 B2
8144068 Thevenard et al. Mar 2012 B2
8149172 Lu et al. Apr 2012 B2
8226488 Chen et al. Jul 2012 B2
8270157 Hongo Sep 2012 B2
8327110 Yamamoto Dec 2012 B2
8405969 Sullivan Mar 2013 B2
8520385 Chen Aug 2013 B2
8526182 Chen et al. Sep 2013 B2
8531344 Ayatollahi et al. Sep 2013 B2
8564491 Peng Oct 2013 B2
8582292 Eichelberg Nov 2013 B1
8605434 Chao Dec 2013 B2
RE44739 Chu Jan 2014 E
8638548 Gardes Jan 2014 B2
8737638 Sakurada et al. May 2014 B2
8788786 Yamamoto Jul 2014 B2
8863173 Jing et al. Oct 2014 B2
8881204 Ojala et al. Nov 2014 B2
9088820 Yu et al. Jul 2015 B2
9116893 Welsh et al. Aug 2015 B2
20010016789 Staiger Aug 2001 A1
20010029588 Nakamura et al. Oct 2001 A1
20010036840 Jenkins et al. Nov 2001 A1
20010048793 Dair et al. Dec 2001 A1
20020001175 Unrein Jan 2002 A1
20020012240 Hailey Jan 2002 A1
20020036894 Robbins et al. Mar 2002 A1
20020052914 Zalewski et al. May 2002 A1
20020057792 Fuhrmann et al. May 2002 A1
20020058445 Tamura et al. May 2002 A1
20020059539 Anderson May 2002 A1
20020092160 McCullough Jul 2002 A1
20020095533 Esterberg et al. Jul 2002 A1
20020097555 Smith et al. Jul 2002 A1
20020099513 Keezer Jul 2002 A1
20020100017 Grier et al. Jul 2002 A1
20020101707 Canova, Jr. et al. Aug 2002 A1
20020109509 Ziegler et al. Aug 2002 A1
20020126442 Lim et al. Sep 2002 A1
20020129951 Babb et al. Sep 2002 A1
20020140147 Pols Sandhu et al. Oct 2002 A1
20020145847 Crosby Oct 2002 A1
20020159213 Bentley Oct 2002 A1
20020166084 Raynham Nov 2002 A1
20020184484 Abboud et al. Dec 2002 A1
20030005073 Yoshizawa et al. Jan 2003 A1
20030011525 Sanad Jan 2003 A1
20030018870 Abboud et al. Jan 2003 A1
20030020629 Swartz et al. Jan 2003 A1
20030021087 Lunsford Jan 2003 A1
20030026074 Clements et al. Feb 2003 A1
20030056125 O'Conner et al. Mar 2003 A1
20030090878 Merkin May 2003 A1
20030105537 Crispin et al. Jun 2003 A1
20030149919 Greenwald et al. Aug 2003 A1
20030156383 Jenkins et al. Aug 2003 A1
20030161101 Hillyard et al. Aug 2003 A1
20030210521 Rietze et al. Nov 2003 A1
20030218571 Yoon et al. Nov 2003 A1
20040049610 Esterberg et al. Mar 2004 A1
20040054796 Kikuchi et al. Mar 2004 A1
20040055770 Babb et al. Mar 2004 A1
20040078543 Koning et al. Apr 2004 A1
20040078562 Koning et al. Apr 2004 A1
20040088140 O'Konski et al. May 2004 A1
20040170004 Zimmerman et al. Sep 2004 A1
20040174675 Liu Sep 2004 A1
20040193824 Johnson Sep 2004 A1
20040203275 Jeansonne et al. Oct 2004 A1
20040214543 Osone et al. Oct 2004 A1
20040217911 Le Bolzer et al. Nov 2004 A1
20040225381 Ritz et al. Nov 2004 A1
20040235532 Matthews Nov 2004 A1
20040236820 Flocken Nov 2004 A1
20040268005 Dickie Dec 2004 A1
20050007692 Thompson et al. Jan 2005 A1
20050046740 Davis Mar 2005 A1
20050052888 Takeshima et al. Mar 2005 A1
20050078042 Chua Apr 2005 A1
20050086413 Lee et al. Apr 2005 A1
20050099343 Asrani et al. May 2005 A1
20050101167 Weiss et al. May 2005 A1
20050102451 Pan et al. May 2005 A1
20050122691 Crippen et al. Jun 2005 A1
20050154931 Oh Jul 2005 A1
20050162822 Shu Jul 2005 A1
20050168945 Coglitore Aug 2005 A1
20050188268 Verbowski et al. Aug 2005 A1
20050195520 Starr et al. Sep 2005 A1
20050205292 Rogers et al. Sep 2005 A1
20050234824 Gill et al. Oct 2005 A1
20050237716 Chu et al. Oct 2005 A1
20050254210 Grady et al. Nov 2005 A1
20050270243 Caimi et al. Dec 2005 A1
20050280981 Chen Dec 2005 A1
20050280986 Coglitore et al. Dec 2005 A1
20050281096 Bhakta et al. Dec 2005 A1
20050289369 Chung et al. Dec 2005 A1
20060002070 Jenkins et al. Jan 2006 A1
20060012813 Lapstun et al. Jan 2006 A1
20060065431 Trucco Mar 2006 A1
20060069896 Sanders Mar 2006 A1
20060082265 Quijano Apr 2006 A1
20060098403 Smith May 2006 A1
20060128101 Wallace Jun 2006 A1
20060142910 Grier et al. Jun 2006 A1
20060158844 Lee Jul 2006 A1
20060181471 Kim et al. Aug 2006 A1
20060242286 Hawkins et al. Oct 2006 A1
20060256522 Wei et al. Nov 2006 A1
20060256533 Scigiel Nov 2006 A1
20060256792 Kwong et al. Nov 2006 A1
20060268507 Takahashi Nov 2006 A1
20070018895 Bolin Jan 2007 A1
20070026945 Nguyen Feb 2007 A1
20070046393 Quan et al. Mar 2007 A1
20070070566 Campini et al. Mar 2007 A1
20070094439 Kumar et al. Apr 2007 A1
20070096919 Knadle, Jr. et al. May 2007 A1
20070097616 Su May 2007 A1
20070101166 Boyum et al. May 2007 A1
20070132536 Lee et al. Jun 2007 A1
20070135977 Mindeman Jun 2007 A1
20070150480 Hwang et al. Jun 2007 A1
20070170337 Chang Jul 2007 A1
20070229102 Eldridge et al. Oct 2007 A1
20070230101 Wong et al. Oct 2007 A1
20070230110 Starr et al. Oct 2007 A1
20070232127 Lin Oct 2007 A1
20070258205 Sullivan Nov 2007 A1
20070258676 Windover Nov 2007 A1
20080013270 Sullivan Jan 2008 A1
20080034276 Ficco Feb 2008 A1
20080091858 Zhang et al. Apr 2008 A1
20080099646 Kobara et al. May 2008 A1
20080165291 Choi Jul 2008 A1
20080191946 Gustaf Aug 2008 A1
20080232069 Chu et al. Sep 2008 A1
20080239639 Yun Oct 2008 A1
20080239659 Kundapur Oct 2008 A1
20080259060 Lin et al. Oct 2008 A1
20080292035 Chang Nov 2008 A1
20080304227 Liu et al. Dec 2008 A1
20090028053 Kannan et al. Jan 2009 A1
20090037949 Birch Feb 2009 A1
20090073655 Takakusaki et al. Mar 2009 A1
20090073693 Nall et al. Mar 2009 A1
20090130866 Huang et al. May 2009 A1
20090132621 Jensen et al. May 2009 A1
20090135731 Secades et al. May 2009 A1
20090153410 Chiang et al. Jun 2009 A1
20090157939 Chu Jun 2009 A1
20090158360 Diab et al. Jun 2009 A1
20090160733 Chiba Jun 2009 A1
20090182533 Neuenschwander et al. Jul 2009 A1
20090195983 Reichert et al. Aug 2009 A1
20090217373 Stillerman et al. Aug 2009 A1
20090231232 Chan Sep 2009 A1
20090244830 Wyatt et al. Oct 2009 A1
20090251377 Peng et al. Oct 2009 A1
20090251607 Stoddart et al. Oct 2009 A1
20090255653 Mills et al. Oct 2009 A1
20090256758 Schlub et al. Oct 2009 A1
20090262495 Neudorfer Oct 2009 A1
20090292896 Ando et al. Nov 2009 A1
20090294599 Chen et al. Dec 2009 A1
20090310242 McLeod et al. Dec 2009 A1
20090315168 Coteus et al. Dec 2009 A1
20090320065 Sloo et al. Dec 2009 A1
20100007293 Meadors et al. Jan 2010 A1
20100014992 Di Foggia et al. Jan 2010 A1
20100033931 Miyazawa et al. Feb 2010 A1
20100049914 Goodwin Feb 2010 A1
20100053002 Wojack et al. Mar 2010 A1
20100067278 Oh et al. Mar 2010 A1
20100085707 Moss Apr 2010 A1
20100085712 Hrehor, Jr. et al. Apr 2010 A1
20100110633 Gigushinsky May 2010 A1
20100113092 Mitchell May 2010 A1
20100129208 Chen et al. May 2010 A1
20100139887 Slessman Jun 2010 A1
20100141551 Peng Jun 2010 A1
20100154353 Cesa et al. Jun 2010 A1
20100188812 Morrison et al. Jul 2010 A1
20100217909 Pavol et al. Aug 2010 A1
20100218145 Engin et al. Aug 2010 A1
20100238626 Linhares, Jr. et al. Sep 2010 A1
20100241799 Schuette Sep 2010 A1
20100253691 Lin et al. Oct 2010 A1
20100281230 Rabil et al. Nov 2010 A1
20100306501 Chang et al. Dec 2010 A1
20100315303 Kearney et al. Dec 2010 A1
20100319883 Facusse Dec 2010 A1
20100321876 Liu et al. Dec 2010 A1
20110013348 Seibold et al. Jan 2011 A1
20110022770 Sullivan Jan 2011 A1
20110043301 Huettner Feb 2011 A1
20110057852 Holland et al. Mar 2011 A1
20110063789 Ma et al. Mar 2011 A1
20110074649 Isom et al. Mar 2011 A1
20110102991 Sullivan May 2011 A1
20110128199 He et al. Jun 2011 A1
20110128699 Heydari et al. Jun 2011 A1
20110153903 Hinkle et al. Jun 2011 A1
20110175787 Malak et al. Jul 2011 A1
20110235755 Yang et al. Sep 2011 A1
20110242755 Zeighami et al. Oct 2011 A1
20110266163 Mostowy Nov 2011 A1
20110271027 Wee et al. Nov 2011 A1
20110292581 Lin et al. Dec 2011 A1
20110294362 Lim et al. Dec 2011 A1
20110302357 Sullivan Dec 2011 A1
20110307746 Sullivan et al. Dec 2011 A1
20110317387 Pan et al. Dec 2011 A1
20120002455 Sullivan et al. Jan 2012 A1
20120020008 Dunwoody et al. Jan 2012 A1
20120071214 Ash, Jr. et al. Mar 2012 A1
20120103571 Wu et al. May 2012 A1
20120110264 Raciborski et al. May 2012 A1
20120146869 Holland et al. Jun 2012 A1
20120151098 Sullivan Jun 2012 A1
20120169554 Behdad et al. Jul 2012 A1
20120173732 Sullivan Jul 2012 A1
20120200468 Cooper et al. Aug 2012 A1
20120200469 Cooper et al. Aug 2012 A1
20120200470 Cooper et al. Aug 2012 A1
20120203936 Faerevaag Aug 2012 A1
20120206303 Desclos et al. Aug 2012 A1
20120214323 Gore Aug 2012 A1
20120233640 Odryna et al. Sep 2012 A1
20120250279 Harashima et al. Oct 2012 A1
20120275104 Hamand et al. Nov 2012 A1
20120281162 Chen et al. Nov 2012 A1
20120299786 Anguera et al. Nov 2012 A1
20120304233 Roberts et al. Nov 2012 A1
20120313832 Pazin et al. Dec 2012 A1
20120320506 Bentz et al. Dec 2012 A1
20130007564 Bedeschi Jan 2013 A1
20130035050 Gao et al. Feb 2013 A1
20130169487 Liang et al. Jul 2013 A1
20130170129 Sullivan Jul 2013 A1
20130185463 Koenig et al. Jul 2013 A1
20130187816 Chung et al. Jul 2013 A1
20130264919 Sullivan Oct 2013 A1
20130271905 Sullivan Oct 2013 A1
20130303267 Vasquez et al. Nov 2013 A1
20130308266 Sullivan Nov 2013 A1
20140029171 Lee Jan 2014 A1
20140055315 Cooper et al. Feb 2014 A1
20140097997 Chang Apr 2014 A1
20140118210 Cooper et al. May 2014 A1
20140118211 Cooper et al. May 2014 A1
20140250267 Sullivan Sep 2014 A1
20140281987 Sullivan Sep 2014 A1
20140306586 Sullivan Oct 2014 A1
20140307373 Sullivan Oct 2014 A1
20140309019 Tessmer et al. Oct 2014 A1
20140333497 Cooper Nov 2014 A1
20140354485 Cooper Dec 2014 A1
20140355206 Sullivan Dec 2014 A1
20150185840 Golyshko et al. Jul 2015 A1
20150222008 Cooper Aug 2015 A1
20150254199 Sullivan Sep 2015 A1
20150257297 Sullivan Sep 2015 A1
20150333394 Nash et al. Nov 2015 A1
20150340768 Rucker et al. Nov 2015 A1
20150349401 Nash Dec 2015 A1
20160190702 Rucker et al. Jun 2016 A1
20160191693 Zavala Jun 2016 A1
Foreign Referenced Citations (126)
Number Date Country
2244369 Jan 1999 CA
1149735 May 1997 CN
1297288 May 2001 CN
1591362 Mar 2005 CN
1729734 Feb 2006 CN
1984533 Jun 2007 CN
101351807 Jan 2009 CN
101566962 Oct 2009 CN
19938837 Mar 2001 DE
0582350 Jul 1998 EP
0984359 Mar 2000 EP
1026688 Aug 2000 EP
1081579 Mar 2001 EP
1102456 May 2001 EP
2673834 Dec 2013 EP
2785476 May 2000 FR
2343298 May 2000 GB
125630 Nov 2002 IL
55151398 Nov 1980 JP
59005705 Jan 1984 JP
60207398 Oct 1985 JP
61064197 Apr 1986 JP
4107717 Apr 1992 JP
4055169 May 1992 JP
H04206284 Jul 1992 JP
05145208 Jun 1993 JP
H05206678 Aug 1993 JP
5267873 Oct 1993 JP
H0637416 Feb 1994 JP
H06-216706 Aug 1994 JP
H06260361 Sep 1994 JP
6127268 Feb 1996 JP
8501165 Feb 1996 JP
H08221154 Aug 1996 JP
08235076 Sep 1996 JP
3035252 Dec 1996 JP
H09212255 Aug 1997 JP
10056673 Feb 1998 JP
3048044 May 1998 JP
10173349 Jun 1998 JP
10270879 Oct 1998 JP
H10307637 Nov 1998 JP
11065708 Mar 1999 JP
11068344 Mar 1999 JP
111143583 May 1999 JP
H11-154563 Jun 1999 JP
H11154038 Jun 1999 JP
H11355022 Dec 1999 JP
2000076088 Mar 2000 JP
2000507053 Jun 2000 JP
2000232287 Aug 2000 JP
2000305652 Nov 2000 JP
2001068293 Mar 2001 JP
2001291970 Oct 2001 JP
2001320454 Nov 2001 JP
200226944 Jan 2002 JP
2002016684 Jan 2002 JP
200264283 Feb 2002 JP
2002261458 Feb 2002 JP
2002099350 Apr 2002 JP
2002258985 Sep 2002 JP
2002-198099 Oct 2002 JP
2002300257 Oct 2002 JP
2003100480 Apr 2003 JP
2004-252968 Sep 2004 JP
2005158068 Jun 2005 JP
2005-190297 Jul 2005 JP
2006505874 Feb 2006 JP
2009064248 Mar 2009 JP
4333675 Sep 2009 JP
2010277592 Dec 2010 JP
10-2004-0080887 Sep 2004 KR
1020040072757 Sep 2004 KR
100703221 Apr 2007 KR
1020070062187 Jun 2007 KR
10-2008-0098147 Nov 2008 KR
10200928037 Nov 2009 KR
1020130095451 Aug 2013 KR
1020140089307 Jul 2014 KR
2066067 Aug 1996 RU
2084953 Jul 1997 RU
2211509 Aug 2003 RU
2327263 Jun 2008 RU
2380799 Jan 2010 RU
2400876 Sep 2010 RU
WO 199514965 Jun 1995 WO
WO 199820578 May 1998 WO
WO 199957626 Nov 1999 WO
WO 2001069359 Sep 2001 WO
WO 2002007037 Jan 2002 WO
WO 2003098732 Nov 2003 WO
WO 2004038526 May 2004 WO
WO 2004038527 May 2004 WO
WO 2004038555 May 2004 WO
WO 2007036607 Apr 2007 WO
WO 2008087195 Jul 2008 WO
WO 2011040904 Apr 2011 WO
WO 2011156277 Dec 2011 WO
WO 2011156285 Dec 2011 WO
WO 2011156404 Dec 2011 WO
WO 2011156417 Dec 2011 WO
WO 2012058753 May 2012 WO
WO 2012094345 Jul 2012 WO
WO 2012109392 Aug 2012 WO
WO 2012109393 Aug 2012 WO
WO 2012109498 Aug 2012 WO
WO 2013049411 Apr 2013 WO
WO 2013063335 May 2013 WO
WO 2013071240 May 2013 WO
WO 2013071241 May 2013 WO
WO 2014011943 Jan 2014 WO
WO2014043401 Mar 2014 WO
WO2014047211 Mar 2014 WO
WO 2014047567 Mar 2014 WO
WO 2014107668 Jul 2014 WO
WO 2014138448 Sep 2014 WO
WO 2014138584 Sep 2014 WO
WO 2014182848 Nov 2014 WO
WO 2015103569 Jul 2015 WO
WO 2015171963 Nov 2015 WO
WO 2015175550 Nov 2015 WO
WO 2015176064 Nov 2015 WO
WO 2015184469 Dec 2015 WO
WO 2016007958 Jan 2016 WO
WO 2016011076 Jan 2016 WO
WO 2016011181 Jan 2016 WO
Non-Patent Literature Citations (14)
Entry
M.A. Rybakiov, “Anatomy of Personal Computer,” pp. 49-57, and 210, Intermechanics 1990.
“Wireless Medium Access Control (MAC) and Physical Layer (PHY) Specifications for Wireless Personal Area Networks (WPANs)”, The Institute of Electrical and Electronics Engineers, Inc., 802.15.1, Jun. 14, 2002.
Wikipedia: The Free Encyclopdia, “MessagePad”, Wikimedia Foundation, Date accessed Oct. 10, 2014, pp. 9, (http://en.wikipedia.org/wiki/MessaePad).
Page, Max, “PaceBook Hybrid Tablet PC — Notebook”, Website Title: PCSTATS News RSS, Mar. 20, 2001, 2 pages, (http://www.pcstats.com/articleview.cfm?articleID=597).
Sievenpiper D., et al., “Low-Profile, Four-Sector Diversity Antenna on High-Impedance Ground Plane”, Electronics Letters, IEE Stevenage, GB, vol. 36, No. 16, Aug. 3, 2000, pp. 1343-1345.
Apple Computer, Inc., “Newton Apple MessagePad Handbook”, 1995, 196 pages.
Balanis, “Antenna Theory: A Review”, Proc. IEEE, vol. 80, No. 1, Jan. 1992, pp. 7-23.
Park et al., “Reliability and Performance Enhancement Technique for SSD Array Storage System Using RAID Mechanism”, 9th International Symposium on Communications and Information Technology, Sep. 28-30, 2009, pp. 140-145.
Tech Target, “Definition of Peripheral” Apr. 2005, p. 1, retrieved from http://searchmobilecomputing.techtarget.com/definition/peripheral.
APT Technologies, Inc. et al., “Serial ATA: High Speed Serialized AT Attachment”, Jan. 7, 2003, pp. 1-2, retrieved from http://storusint.com/pdf/storage protocols/sata/serialatal0a.pdf.
Kuzmenko, “The Device and the Main Connector Motherboard”, Oct. 15, 2012, pp. 1-7, retrieved from http://www.chaynikam.info/stat—mainboard.html.
Anonymous: “PICOPSU-80 12V DC-DC ATX Power Supply”, Jan. 26, 2010, pp. 1-4, retrieved from www.mini-box.com/picoPSU-80.
Anonymous: “Discrete Logic vs. Controller-Parallax Forums”, Apr. 1, 2009, XP055283104, Retrieved from the Internet: URL:http://forums.parallax.com/discussion//112097/discrete-logic-vs-controller.
Corey Minyard: “IPMI—A Gentle Introduction with Open IPMI”, Feb. 10, 2006, XP055165227, Software Montavista, Retrieved from the Internet: URL:http//operipmi.sourceforge.net/IPMI.pdf.
Related Publications (1)
Number Date Country
20110022770 A1 Jan 2011 US
Provisional Applications (2)
Number Date Country
60420127 Oct 2002 US
60455789 Mar 2003 US
Divisions (1)
Number Date Country
Parent 10691114 Oct 2003 US
Child 11483956 US
Continuations (1)
Number Date Country
Parent 11483956 Jul 2006 US
Child 12843304 US