Patent Grant
10429491
The field of the disclosure relates generally to pulse descriptor word (PDW) vector signal processing, and, more specifically, to high performance systems and methods for PDW generation using blind source separation.
In known PDW vector signal processing systems and methods, fixed bandwidth channels are used to generate PDW vectors for deinterleaving into constituent PDW data blocks (e.g., parameters). In at least some known PDW vector signal processing systems, fixed bandwidth channels reduce accuracy of estimates of resultant PDW parameters such as estimated values of center frequency, bandwidth, pulse time, and pulse width of signals received from a plurality of target signal emitters (e.g., radar signals). In order to improve speed and accuracy for useful estimates of PDW parameter values, such fixed bandwidth channel-based PDW vector signal processing systems require larger and more complex processor architectures. Further, even when size, weight, and cost are not critical design constraints, at least some known systems and methods for PDW vector signal processing suffer from diminished efficiency and accuracy in continuously generating high quality PDW parameter vectors suitable for improved deinterleaving methods.
In one aspect, a method is provided for generating pulse descriptor words (PDWs) including at least one of frequency data and bandwidth data, from a plurality of time-varying signals received by a sensor communicatively coupled to a signal data processor. The method includes filtering, at a plurality of blind source separation (BSS) modules of the signal data processor, signals derived from the plurality of time-varying signals, each BSS module of the plurality of BSS modules including a filtering subsystem having a plurality of filter modules, where each filter module of the plurality of filter modules has a frequency filter coefficient (α) and is parameterized by a center frequency (f). The method also includes transmitting at least one blind source separated signal from the plurality of BSS modules to a PDW generation module communicatively coupled to the filtering subsystem. The method further includes generating, using the PDW generation module and based on the at least one blind source separated signal, at least one PDW parameter vector signal containing the frequency data. The method also includes updating, upon generating the at least one PDW parameter vector signal, and based thereupon, at least one of a value of α and a value of f for each filter module of the plurality of filter modules.
In another aspect, a system is provided for processing a plurality of time-varying signals to generate at least one PDW including at least one of frequency data and bandwidth data. The system includes a sensor configured to receive the at least one time-varying signal, and a signal data processor communicatively coupled to the sensor. The signal data processor includes a plurality of BSS modules, each BSS module of the plurality of BSS modules having a filtering subsystem including a plurality of filter modules, where each filter module of the plurality of filter modules has a frequency filter coefficient α and is parameterized by a center frequency f. The signal data processor also includes a PDW generation module communicatively coupled to the filtering subsystem. The plurality of BSS modules are configured to filter signals derived from the plurality of time-varying signals and transmit at least one blind source separated signal to the PDW generation module. The PDW generation module is configured to generate, based on the at least one blind source separated signal, at least one PDW parameter vector signal containing the frequency data to facilitate updating, substantially simultaneously with generating the at least one PDW parameter vector signal, and based thereupon, at least one of a value of α and a value of f for each filter module of the plurality of filter modules.
In yet another aspect, a signal data processor is provided for processing a plurality of time-varying signals to generate at least one PDW including at least one of frequency data and bandwidth data. The signal data processor includes a plurality of BSS modules, each BSS module of the plurality of BSS modules having a filtering subsystem including a plurality of filter modules, where each filter module of the plurality of filter modules has a frequency filter coefficient α and is parameterized by a center frequency f. The signal data processor also includes a PDW generation module communicatively coupled to the filtering subsystem. The plurality of BSS modules are configured to filter signals derived from the plurality of time-varying signals and transmit at least one blind source separated signal to the PDW generation module. The PDW generation module is configured to generate, based on the at least one blind source separated signal, at least one PDW parameter vector signal containing the frequency data to facilitate updating, substantially simultaneously with generating the at least one PDW parameter vector signal, and based thereupon, at least one of a value of α and a value of f for each filter module of the plurality of filter modules.
These and other features, aspects, and advantages of the present disclosure will become better understood when the following detailed description is read with reference to the accompanying drawings in which like characters represent like parts throughout the drawings, wherein:
Unless otherwise indicated, the drawings provided herein are meant to illustrate features of implementations of this disclosure. These features are believed to be applicable in a wide variety of systems comprising one or more implementations of this disclosure. As such, the drawings are not meant to include all conventional features known by those of ordinary skill in the art to be required for the practice of the implementations disclosed herein.
In the following specification and the claims, reference will be made to a number of terms, which shall be defined to have the following meanings.
The singular forms “a”, “an”, and “the” include plural references unless the context clearly dictates otherwise.
“Optional” or “optionally” means that the subsequently described event or circumstance may or may not occur, and that the description includes instances where the event occurs and instances where it does not.
Approximating language, as used herein throughout the specification and claims, may be applied to modify any quantitative representation that could permissibly vary without resulting in a change in the basic function to which it is related. Accordingly, a value modified by a term or terms, such as “about”, “approximately”, and “substantially”, are not to be limited to the precise value specified. In at least some instances, the approximating language may correspond to the precision of an instrument for measuring the value. Here and throughout the specification and claims, range limitations may be combined and/or interchanged, and such ranges are identified and include all the sub-ranges contained therein unless context or language indicates otherwise.
As used herein, the terms “processor” and “computer” and related terms, e.g., “processing device”, “computing device”, and “controller” are not limited to just those integrated circuits referred to in the art as a computer, but broadly refers to a microcontroller, a microcomputer, a programmable logic controller (PLC), an application specific integrated circuit (ASIC), and other programmable circuits, and these terms are used interchangeably herein. In the implementations described herein, memory may include, but is not limited to, a computer-readable medium, such as a random access memory (RAM), and a computer-readable non-volatile medium, such as flash memory. Alternatively, a floppy disk, a compact disc-read only memory (CD-ROM), a magneto-optical disk (MOD), and/or a digital versatile disc (DVD) may also be used. Also, in the implementations described herein, additional input channels may be, but are not limited to, computer peripherals associated with an operator interface such as a mouse and a keyboard. Alternatively, other computer peripherals may also be used that may include, for example, but not be limited to, a scanner. Furthermore, in the exemplary implementation, additional output channels may include, but not be limited to, an operator interface monitor.
Furthermore, as used herein, the term “real-time” refers to at least one of the time of occurrence of the associated events, the time of measurement and collection of predetermined data, the time to process the data, and the time of a system response to the events and the environment. In the implementations described herein, these activities and events occur substantially instantaneously.
The systems and methods described herein are directed to a signal processing system for generating pulse descriptor words (PDWs). The signal processing system detects a plurality of mixed signals (e.g., radar signals) using a sensor. A signal data processor communicatively coupled to the sensor uses blind source separation (BSS) and other signal processing techniques to separate and identify one or more signals of interest from the plurality of mixed signals. Signal processing techniques described herein include at least two filter modules having distinct filter coefficients and parameterized by at least one of frequency and bandwidth. The signal processing system further updates and stores the filter coefficient and parameter of each filter module to enhance accuracy in identification and tracking of signal parameters (e.g., frequency, amplitude, etc.) of each identified signal of interest.
The signal data processor uses BSS for PDW generation. In the systems and methods described herein, BSS enables enhanced accuracy of PDW parameter estimations without relying on fixed bandwidth channels. The implementations described herein also facilitate faster and more efficient PDW generation using less complex processing architectures relative to known fixed bandwidth channel-based systems. The implementations described herein further enable reduction of size, weight, and cost of high performance PDW signal processing systems and methods. The systems and methods for PDW generation using blind source separation described herein also provide continuous high speed generation of high signal quality PDW parameter vectors suitable for improved deinterleaving methods.
In the exemplary embodiment, signal processing system 100 includes a signal data processor 101 communicatively coupled to an antenna 102. Antenna 102, in the exemplary embodiment, is a wide-area sensor 103. Signal data processor 101 includes a pre-processor 104 and a post-processor 105. Sensor 103 is configured to receive signals from radar signal emitters 106 and 107. Although two radar signal emitters 106 and 107 are shown in
Sensor 103 is communicatively coupled to pre-processor 104 through a pre-conditioner 108. In the exemplary embodiment, pre-conditioner 108 includes a low noise amplifier 109, a band pass filter 110, and a wideband analog-to-digital converter (ADC) 111. In operation, pre-conditioner 108 is configured to convert a sensor output signal 112 received from sensor 103 into an incoming signal 113 transmitted to pre-processor 104. Each incoming signal 113 is derived from a time-varying signal received at sensor 103. Time-varying signal may include a mix of signals received from radar signal emitters 106 and 107. For example, time-varying signals may include a first radar signal 114 and a second radar signal 116.
In the exemplary embodiment, pre-processor 104 includes one or more signal denoising modules 118, and a plurality of blind source separation (BSS) modules 120. Each BSS module 120 is coupled to a single signal denoising module 118, and represents one BSS channel. A total number of BSS channels in signal processing system 100 is expressed as K. Signal denoising module 118 transmits a denoised signal 124 and a state energy signal 126 to each respective BSS module 120 (e.g., 120a, 120b, . . . , 120K) of the plurality of BSS modules 120. State energy signal 126 represents a quantity (e.g., an analog voltage level) that is proportional to an amplitude of incoming signal 113 at particular sampled time points (e.g., states).
In operation, incoming signal 113 is transmitted from pre-conditioner 108 to signal denoising module 118 where incoming signal 113 undergoes signal denoising and is subsequently transmitted as denoised signal 124 to the each BSS module 120. For example, first radar signal 114 is initially received at sensor 103 as a pulse having signal characteristics including, without limitation, a frequency and a bandwidth. In this example, a single pulse of first radar signal 114, after processing by pre-conditioner 108, is then received at signal denoising module 118 as a mixed signal (e.g., the incoming signal 113 represents a signal pulse of the first radar signal 114 and has various characteristics including, without limitation, noise and information other than the desired information of interest). Signal denoising module 118 denoises the mixed incoming signal 113 prior to transmitting denoised signal 124 having a frequency and a bandwidth (or a regular pattern of frequencies and bandwidths) to the BSS modules 120. Methods implemented by signal processing system 100 are performed in substantially real time by the devices and systems described above, and as shown and described below in further detail with reference to
Further, in the exemplary embodiment, pre-processor 104 includes one or more PDW generation modules 128 coupled to each BSS module 120, and a pulse denoising module 130 coupled to each BSS module 120. PDW generation module 128 generates PDW parameter vector signals 138 based on blind source separated signals 129 received from each BSS module 120. Each PDW parameter vector signal 138 contains data representative of characteristics of interest of one of radar signals 114 and 116 derived from a singular pulse of blind source separated signal 129 (e.g., frequency, bandwidth, time of arrival, time of departure, pulse width, pulse amplitude, pulse repetition interval, and/or angle of arrival (AOA)). Pulse denoising module 130 also generates an unknown signal state space representation signal 139 based on blind source separated signals 129. Unknown signal state space representation signal 139 contains data representative of additional (e.g., non-PDW-type) characteristics of interest of one of radar signals 114 and 116 from which usable spatial information about one of radar signal emitters 106 and 107 is discernable. PDW parameter vector signals 138 and unknown signal state space representation signals 139 are transmitted to post-processor 105. Signal denoising module 118, PDW generation module 128, and pulse denoising module 130 include suitable signal filtering, signal amplification, signal modulation, signal separation, signal conditioning, and/or ADC circuitry implemented using analog and/or digital electronic circuit components. Also, in the exemplary embodiment, each BSS module 120 transmits a respective blind source separated signal 129 (e.g., 129a, 129b, . . . , 129K) to PDW generation module 128 and to pulse denoising module 130.
Post-processor 105 includes a computing device 132 that includes a memory 134. As described above, PDW generation module 128 receives blind source separated signals 129 from each respective BSS module 120. PDW generation module 128 then utilizes the blind source separated signals 129 to generate a PDW parameter vector signal 138, which is subsequently transmitted to post-processor 105. PDW parameter vector signal 138 is received by computing device 132 and stored as computer-readable data in memory 134 including, without limitation, as at least one buffered data set. Pulse denoising module 130 is also configured to receive blind source separated signals 129 from each respective BSS module 120. Pulse denoising module 130 is further configured to utilize the blind source separated signals 129 to generate the unknown signal state space representation signal 139, which is subsequently transmitted to post-processor 105. Unknown signal state space representation signal 139 is received by computing device 132 and stored as computer-readable data in memory 134 including, without limitation, as at least one buffered data set. In the exemplary embodiment, computing device 132 fetches buffered data sets from memory 134 for processing using a computer-based method employing an operating system running software executed from instruction set data also stored in memory 134 (e.g., from one or more computer-readable storage media).
Computing device 132 implements a computer-based method (e.g., from software instructions stored in one or more computer-readable storage media including, without limitation, in memory 134) to carry out operations based on data contained in at least one of PDW parameter vector signal 138 and unknown signal state space representation signal 139. Such operations include, without limitation, detecting, processing, quantifying, storing, and displaying (e.g., in human readable data form) various characteristics of at least one radar signal (e.g., signals 114 and 116) represented as data in at least one of PDW parameter vector signal 138 and unknown signal state space representation signal 139. For example, PDW parameter vector signal 138 generated by PDW generation module 128 contains a plurality of PDW vector data blocks structured in a vector form, where each PDW vector data block contains one parameter of first radar signal 114. Parameters (e.g., representative of at least one characteristic of first radar signal 114) include, without limitation, frequency, bandwidth, time of arrival, time of departure, pulse width, pulse amplitude, pulse repetition interval, and/or AOA. Computing device 132 reads PDW parameter vector signal 138 and carries out at least one of the aforementioned operations on at least one PDW vector data block of the plurality of PDW vector data blocks. Also, in the exemplary embodiment, computing device 132 reads and separates (e.g., deinterleaves) PDW parameter vector signal 138 into its constituent PDW vector data blocks, and stores fewer PDW vector data blocks in memory 134 than the total number of PDW vector data blocks contained in PDW parameter vector signal 138. Deinterleaving of PDW parameter vector signal 138 enables determining characteristics of interest of radar signals 114 and/or 116 by computing device 132 to, for example, and without limitation, accurately determine and track spatial information for radar signal emitters 106 and/or 107. In other implementations, computing device 132 reads and separates all PDW vector data blocks from one another and stores all data contained therein in memory 134. Computing device 132 performs the aforementioned operations substantially simultaneously (e.g., in real time) upon receipt of radar signals 114 and 116 by sensor 103.
Resultant data from operations performed by computing device 132 are stored in memory 134. Further, in the exemplary embodiment, computing device 132 causes post-processor 105 to transmit a data output signal 142 to a human machine interface (HMI) to facilitate at least one of an interaction, a modification, a visualization, at least one further operation, and a viewable recording of information about radar signals 114 and 116 by a user of signal processing system 100. HMI is, for example, a display 144 which receives data output signal 142 from post-processor 105. In one example, characteristics (e.g., location characteristics such as grid coordinates in a physical spatial domain) representing a physical location of radar signal emitters 106 and 107, as determined by signal processing system 100, are displayed on display 144, and are updated in substantially in real time. Data output signal 142 is also transmitted from post-processor 105 to at least one device and/or system (e.g., a vehicle 146) associated with signal processing system 100. Further, computing device 132 enables post-processor 105 to transmit, in substantially real time, an actuator control signal 148 to an actuator controller 150 included within vehicle 146 to facilitate controlling vehicle 146. For example, vehicle 146 may be a remotely and/or autonomously operated land vehicle and/or an unmanned aerial vehicle (UAV).
In one mode of operation, at least one of frequency and bandwidth information contained in respective PDW parameter vector signals 138 is displayed on display 144 along with locations of respective radar signal emitters 106 and 107 to facilitate accurate tracking of locations and association with particular radar signal emitters 106 and 107. In cases where at least one radar signal emitter 106 and 107 is mobile, display 144 is automatically updated in substantially real-time to show the location information of at least one respective mobile radar signal emitter 106 and 107. Further, computing device 132 also determines at least one of a velocity, an acceleration, a trajectory, and a track (e.g., including present and prior locations) of the at least one respective mobile radar signal emitter 106 and 107. In another mode of operation, characteristics determined by signal data processor 101 also trigger a variety of substantially real time physical actions in physical devices and systems in communication with signal processing system 100. For example, characteristics of radar signal emitters 106 and 107, including frequency and bandwidth determined by signal processing system 100, are transmitted in substantially real-time as data to actuator controller 150 in vehicle 146 (e.g., to control rudders and flaps of a UAV). If radar signal emitters 106 and 107 are unauthorized (e.g., hostile, previously undetected, etc.) radar signal emitters determined to be a threat, actuator controller 150 maneuvers vehicle 146 to avoid an area of operation of signal emitters 106 and 107 or engages signal emitters 106 and 107. As a further example, characteristics of radar signal emitters 106 and 107 determined by signal data processing methods described herein are transmitted in substantially real time in a control signal to at least one of an electronic support measure (ESM) device and an electronic warfare (EW) system associated with signal processing system 100 to direct, for example, a radar jamming signal at radar signal emitters 106 and 107 operating in the surveillable environment of sensor 103 without authorization.
In operation, each BSS module 120 of the plurality of BSS modules 120 in signal processing system 100 implements filtering methods with dynamic updating to enable generating high quality PDWs containing at least one of frequency, center frequency, bandwidth, pulse time, and pulse width information. BSS modules 120 may have a pipelined and parallelized architecture in some embodiments. Such improved accuracy and resolution of PDWs to track, for example, frequency and bandwidth of radar signals of interest facilitates identifying, determining, and/or analyzing radar signal emitters 106 and 107 from which associated radar signals are emitted. For example, information including, without limitation, information derived from PDWs from radar signal emitters 106 and 107 is displayed on display 144 after being transmitted thereto by post-processor 105 as data output signal 142, as described above. This improved information enables signal processing system 100 to distinguish first radar signal emitter 106 from second radar signal emitter 107. Also, for example, different radar signal emitters (e.g., first radar signal emitter 106 and second radar signal emitter 107) in a surveilled environment of sensor 103 are plotted at respective locations (e.g., grid coordinates) on display 144 (e.g., as a map).
Also, in operation, the plurality of BSS modules 120 separate a plurality of denoised signals 124. As further shown and described below with reference to
In an exemplary embodiment, initial frequency signal 214 is representative of the f0 of the maximum energy of the respective state energy signal 126 corresponding to the associated state of BSS channel 200. Signal frequency and bandwidth tracker module 216 uses initial frequency signal 214 to determine a center frequency (“Cf”) and a bandwidth (“BW”) of the respective summed window signal 212 corresponding to the maximum energy state of BSS channel 200. Signal frequency and bandwidth tracker module 216 further outputs a Cf and BW signal 218 to BSS channel state machine module 208. BSS channel state machine module 208 is coupled to filtering subsystem 207, signal frequency and bandwidth tracker module 216, an input buffer module 220, and computing device 132. Substantially simultaneously with receipt of Cf and BW signal 218 by BSS channel state machine module 208 from signal frequency and bandwidth tracker module 216, input buffer module 220 delays filtering of denoised signal 124 by filtering subsystem 207 to enable BSS channel state machine 208 to update Cf and BW filter parameters of filtering subsystem 207 (as further described below).
In the exemplary embodiment, filtering subsystem 207 is a tunable filter bank including a plurality of filter modules including, for example, and without limitation, a low filter (“Flo”) module 207a, a main filter (“F”) module 207b, and a high filter (“Fhi”) module 207c. In other implementations (e.g., as shown and described below with reference to
In the exemplary embodiment, filtering subsystem 207 uses digital and/or analog electronic circuitry including, without limitation, circuits instantiated in at least one of a field-programmable gate array (FPGA) and an application-specific integrated circuit (ASIC). Also, in the exemplary embodiment, at least a portion of the methods implemented in BSS channel 200 are instantiated via software on at least one of a general purpose processor (e.g., computing device 132) and a digital signal processor (DSP). Further, in the exemplary embodiment, operational parameters of each filter module (e.g., 207a, 207b, and 207c) in filtering subsystem 207 are stored in memory 134, and are updated substantially simultaneously (e.g., in real time) with transmission of center frequency and bandwidth update signal 232 by BSS channel state machine module 208.
In the exemplary embodiment, filter module Flo 207a, filter module F 207b, and filter module Fhi 207c receive respective filter input signals (e.g., 228a, 228b, and 228c) from input buffer module 220, and are each further coupled to BSS channel state machine module 208. Filtering subsystem 207 is further configured to transmit a plurality of signal energy signals 234, where filter modules Flo 207a, F 207b, and Fhi 207c each transmit respective signal energy signals (e.g., 234a, 234b, and 234c, respectively) to BSS channel state machine module 208. Further, in the exemplary embodiment, filter module F 207b also transmits signal energy signal 234b as the respective blind source separated signal 129a transmitted from BSS module 120a to PDW generation module 128 and to pulse denoising module 130 for further processing (e.g., deinterleaving of PDW parameter vector signal 138 by computing device 132, as shown and described above with reference to
In operation, feedback in BSS channel 200 is used to determine where (e.g., at what value or values) to place the Cf and BW of each filter module (e.g., filter modules Flo 207a, F 207b, and Fhi 207c) of filtering subsystem 207 over all time. The feedback includes acquiring energy measurements resulting from existing filter settings (e.g., from signal energy signals 234a, 234b, and 234c), and continuously and adaptively updating respective filter parameters Cf and BW and filter coefficients α and β, while maintaining as complete a coverage in time and frequency as possible. Subsequent pulses of radar signals are filtered by filtering subsystem 207 with filter modules Flo 207a, F 207b, and Fhi 207c having respective filter parameters and coefficients tuned to enable filtering subsystem 207 to multitask in a very efficient manner (e.g., under control, at least in part, of BSS control module 196, as described above with reference to
Also, in operation, signal frequency and bandwidth tracker module 216 includes a tracking algorithm to track a value of the initial frequency signal 214. Specifically, the Cf of initial frequency signal 214 changes at any rate up to a maximum predetermined rate set by the tracking algorithm (e.g., determined by at least one of computing device 132, BSS channel state machine module 208, and BSS control module 196). A track window of the tracking algorithm is short enough to support a chirp rate, but long enough to handle the signal noise level. In particular, the tracking algorithm is robustly implemented by BSS channel 200 including, without limitation, in conjunction with computing device 132, as a function of all of the following: parameter and/or coefficient settings of the plurality of filter modules (e.g., 207a, 207b, and 207c), noise levels, signal frequency change characteristics, amplitude differences, and ability to pull-in signals within range required by signal denoising module 118. For example, and without limitation, where signal denoising module 118 has twenty states (e.g., S=20) with a 1 GHz bandwidth, BSS channel 200 tracks radar signals with a frequency offset from an initial frequency (e.g., pull-in range) up to ±25 MHz (e.g., 0.025 GHz).
In the exemplary embodiment, each filter module (e.g., 207a, 207b, and 207c) in filtering subsystem 207 is an infinite impulse response (IIR) filter. Also, in the exemplary embodiment, BSS channel 200 processes radar signals rather than communications signals and, therefore, the effects of a non-constant group delay caused by using IIR filters is less important than with communications signals. IIR filters adequately meet the signal quality required for post-filtering PDW deinterleaving by post-processor 105.
Filter module F 207b is used as the primary filter for separating filter input signal 228b derived from denoised signal 124. Filtering of filter input signals 228a and 228c by filter modules Flo 207a and Fhi 207c, respectively, is used in the tracking process to keep filter module F 207b relatively accurate in determining both frequency and bandwidth. Also, in the exemplary embodiment, filter modules Flo 207a and Fhi 207c are offset by fixed amounts in frequency and bandwidth and, as with filter module F 207b, are continuously monitored to facilitate appropriate and timely tuning of Cf and BW.
Each of the filter modules Flo 207a, F 207b, and Fhi 207c are parameterized by two values (e.g., Cf and BW). In an alternative implementation, not shown, filtering subsystem 207 includes two filter modules (e.g., filter modules F 207b and Fhi 207c), rather than three filter modules, BSS channel 200 has a fixed BW, and a simplified tracking process tracks only frequency. In this simplified case, Cf and BW of filter module F 207b are referred to as f and w, respectively, such that:
center frequency(Fhi)=f+Δf Equation 1
bandwidth(Fhi)=w Equation 2
For the exemplary embodiment, where filtering subsystem 207 includes three filter modules (e.g., filter modules Flo 207a, F 207b, and Fhi 207c), Cf and BW of filter module F 207b are defined according to Equations 1 and 2, and Cf and BW (e.g., f and w, respectively) of filter modules Flo 207a and Fhi 207c are defined as follows:
center frequency(Flo)=f−Δf Equation 3
bandwidth(Flo)=w−Δw Equation 4
center frequency(Fhi)=f+2Δf Equation 5
bandwidth(Fhi)=w+2Δw Equation 6
Also, in operation, respective signal energy signals 234 (e.g., 234a, 234b, and 234c) output by respective filter modules (e.g., filter modules Flo 207a, F 207b, and Fhi 207c) in filtering subsystem 207 have their output energies determined by BSS channel state machine module 208 including, without limitation, in conjunction with methods performed using at least one of computing device 132 and BSS control module 196. For real-valued signal energy signals 234, the output energies are determined through squaring, and for complex-valued signal energy signals 234, the output energies are determined by taking the absolute value. For either real-valued or complex-valued signal energy signals 234, determination of the output energies in the case of filtering subsystem 207 having three filter modules (e.g., Flo 207a, F 207b, and Fhi 207c) results in a sequence of energy measurement triples (E(n), Elo(n), Ehi(n)), n=1, 2, . . . ), where n represents the state of BSS channel 200, as described above. In the simplified two filter case, determination of the output energies of signal energy signals 234 results in a sequence of energy measurement pairs (E(n), Ehi(n)), n=1, 2, . . . ), and facilitates the following updates to the Cf (e.g., f) parameters of filter modules F 207b and Fhi 207c:
f←f+α0*[(E(n)−Ehi(n))/(E(n)+Ehi(n))]+α1 Equation 7
In the exemplary embodiment where filtering subsystem 207 includes three filter modules (e.g., Flo 207a, F 207b, and Fhi 207c), f and w parameters are updated as follows:
f←f|α0*[(E(n)−Elo(n))/(E(n)+Elo(n))]+α1*[(E(n)−Ehi(n))/(E(n)+Ehi(n))]+α2 Equation 8
w←w+β0*[E(n)−Elo(n)]/[E(n)+Elo(n)]+β1*[(E(n)−Ehi(n))/(E(n)+Ehi(n))]+β2 Equation 9
where initial values of coefficient vectors α and β are determined and stored in memory 134 during a pre-training process (e.g., implemented by at least one of computing device 132, BSS channel state machine module 208, and BSS control module 196), and are functions of window size, BW, and signal-to-noise ratio (SNR). Initial values of α and β are determined from at least one of an initial denoised signal 124 and an initial state energy signal 126 received at BSS channels 200.
Referring again to
The aforementioned filtering methods enable signal processing system 100 to generate high quality PDW parameter vector signals 138 that are used for identifying, determining, and analyzing radar signal emitters 106 and 107. For example, PDW parameter vector signals 138 associated with radar signal emitter 106 are displayed on display 144, as described above. Also, for example, improved information about frequencies and/or bandwidths contained in at least two PDW parameter vector signals 138 enable signal processing system 100 to distinguish first radar signal emitter 106 from second radar signal emitter 107. These radar signal emitters 106 and 107 are plotted at respective locations on display 144 (e.g., as a map).
Also, in the exemplary implementation, second state 306 includes initialization of the signal frequency. Once each state's summed energy is computed, a maximum value thereof is determined in S clocks and an initial tracking frequency f0 is determined using a linear relationship between the states and their corresponding frequencies. Second state 306 also includes initiation of the tracking frequency that is input to the tunable tracking filters of filtering subsystem 207 (shown in
Further, in the exemplary implementation, fourth state 310 includes searching the delayed signal. After obtaining accurate filter output energies, the frequency and bandwidth updates are computed correctly. Thus, fourth state 310 also includes initiating the tracking loop. To do so, fourth state 310 further includes switching to a delayed sample from the sample buffer of length Ns and attempts to pull-in the signal until a signal presence indicator is equal to or greater than a pre-determined threshold. If the signal presence indicator is not equal to or greater than the pre-determined threshold, fourth state 310 transitions back to second state 306 after a search counter expires.
Furthermore, in the exemplary implementation, fifth state 312 includes tracking the delayed signal. After the signal is detected, it is continually tracked from the delay sample buffer as long as the signal is present, or until a track timeout occurs. The track timeout facilitates preventing the tracking filter resources in filtering subsystem 207 from being kept busy by long communications signals (e.g., which would prevent those filtering resources from being utilized for more important radar signals). A track timeout event during fifth state 312 causes fifth state 312 to transition back to second state 306. However, if the signal presence indicator is equal to or less than the pre-determined threshold, fifth state 312 transitions to sixth state 314. Moreover, in the exemplary implementation, sixth state 314 includes holding the delayed signal. When the tracked signal is no longer present (e.g., no longer detected by sensor 103), the hold state of sixth state 314 enables preventing the frequency from being updated, and signals BSS state machine process 300 to start a hold timer. If the signal presence indicator is equal to or greater than the pre-determined threshold, sixth state 314 transitions back to tracking the delayed signal (e.g., fifth state 312). Otherwise, the hold timer expires and sixth state 314 transitions back to second state 306.
Further, in the exemplary implementation, graph 402 plots results for MSE of coefficient α (y-axis) determined at the same five SNRs as in
Further, graph 502 plots results for MSE for the frequency tracking results over sample numbers 0 to 1024 shown and described above with reference to
In the exemplary implementation, graph 700 plots results for coefficient α1 (y-axis) determined at nine different SNRs using the systems and methods described above with reference to
Also, in the exemplary implementation, between window sizes of about 100 and 1000, all plots (711, 712, 713, 714, 715, 716, 717, 718, and 719) of graph 700 are substantially equal in graph 700 and substantially overlap, indicating that determined values of α1 exhibit a substantially similar dependency relationship with respect to window size for all SNRs. The aforementioned dependency relationship indicates that the systems and methods shown and described above with reference to
Further, in the exemplary implementation, graph 702 plots results for coefficient α2 (y-axis) determined at nine different SNRs using the systems and methods described above with reference to
Furthermore, in the exemplary implementation, between window sizes of about 100 and 1000, all plots (720, 721, 722, 723, 724, 725, 726, 727, and 728) of graph 702 are substantially equal in graph 702 and substantially overlap, indicating that determined values of α2 exhibit a substantially similar dependency relationship with respect to window size for all SNRs. The aforementioned dependency relationship indicates that the systems and methods shown and described above with reference to
Moreover, in the exemplary implementation, graph 704 plots results for coefficient α3 (y-axis) determined at nine different SNRs using the systems and methods described above with reference to
Also, in the exemplary implementation, between window sizes of about 400 and 1000, all plots (729, 730, 731, 732, 733, 734, 735, 736, and 737) of graph 704 are substantially equal in graph 704 and substantially overlap, indicating that determined values of α3 exhibit a substantially similar dependency relationship with respect to window size for all SNRs. At windows size values between 100 and 400, on the other hand, all plots (730, 731, 732, 733, 734, 735, 736, and 737) except for nineteenth plot 729 (for 0 dB) are substantially equal and overlapping, again indicating a substantially similar dependency relationship with respect to window size. For nineteenth plot 729, however, determined values of α3 for SNR 0 dB are up to 0.003 different for window sizes of 100 to 400. The aforementioned dependency relationship indicates that the systems and methods shown and described above with reference to
Further, in the exemplary implementation, graph 706 plots results for coefficient β1 (y-axis) determined at nine different SNRs using the systems and methods described above with reference to
Furthermore, in the exemplary implementation, between window sizes of about 100 and 1000, all plots (738, 739, 740, 741, 742, 743, 744, 745, and 746) of graph 706 are substantially equal in graph 706 and substantially overlap, indicating that determined values of β1 exhibit a substantially similar dependency relationship with respect to window size for all SNRs. The aforementioned dependency relationship indicates that the systems and methods shown and described above with reference to
Moreover, in the exemplary implementation, graph 708 plots results for coefficient β2 (y-axis) determined at nine different SNRs using the systems and methods described above with reference to
Also, in the exemplary implementation, plots (751, 752, 753, 754, and 755) of graph 708 are substantially equal in graph 708 and substantially overlap, indicating that determined values of β2 exhibit a substantially similar dependency relationship with respect to window size for SNRs of 20 dB to 40 dB between window sizes of about 100 and 1000. For lower SNR plots (747, 748, 749, and 750) for window sizes 100 to 1000, however, determined values of β2 exhibit significant variation from plots (751, 752, 753, 754, and 755) by up to about 10. The aforementioned dependency relationship indicates that the systems and methods shown and described above with reference to
Further, in the exemplary implementation, graph 710 plots results for coefficient β3 (y-axis) determined at nine different SNRs using the systems and methods described above with reference to
Furthermore, in the exemplary implementation, between window sizes of about 100 and 1000, all plots (756, 757, 758, 759, 760, 761, 762, 763, and 764) of graph 710 are substantially equal in graph 710 and substantially overlap, indicating that determined values of β3 exhibit a substantially similar dependency relationship with respect to window size for all SNRs. The aforementioned dependency relationship indicates that the systems and methods shown and described above with reference to
Further, in the exemplary implementation, graph 802 plots results for MSE of Δw (y-axis) determined for nine different SNRs using the systems and methods described above with reference to
The above-described systems and methods for PDW generation using blind source separation enable enhanced accuracy of PDW parameter estimations without relying on fixed bandwidth channels. The above-described implementations also facilitate faster and more efficient PDW generation using less complex processing architectures relative to known fixed bandwidth channel-based systems. The above-described implementations further enable reduction of size, weight, and cost of high performance PDW signal processing systems and methods. The above-described systems and methods for PDW generation using blind source separation also provide continuous high speed generation of high signal quality PDW vectors suitable for improved deinterleaving methods.
An exemplary technical effect of the above-described systems and methods for PDW generation using blind source separation includes at least one of the following: (a) enhancing accuracy of PDW parameter estimations without relying on fixed bandwidth channels; (b) increasing speed and efficiency of PDW generation using less complex processing architectures relative to known systems; (c) reducing size, weight, and cost of high performance PDW signal processing systems; and (d) providing continuous high speed generation of high signal quality PDW vectors suitable for improved deinterleaving methods.
Although specific features of various implementations of the disclosure may be shown in some drawings and not in others, this is for convenience only. In accordance with the principles of the disclosure, any feature of a drawing may be referenced and/or claimed in combination with any feature of any other drawing.
Some implementations involve the use of one or more electronic or computing devices. Such devices typically include a processor, processing device, or controller, such as a general purpose central processing unit (CPU), a graphics processing unit (GPU), a microcontroller, a reduced instruction set computer (RISC) processor, an ASIC, a programmable logic circuit (PLC), an FPGA, a DSP device, and/or any other circuit or processing device capable of executing the functions described herein. The methods described herein may be encoded as executable instructions embodied in a computer-readable medium, including, without limitation, a storage device and/or a memory device. Such instructions, when executed by a processing device, cause the processing device to perform at least a portion of the methods described herein. The above examples are exemplary only, and thus are not intended to limit in any way the definition and/or meaning of the term processor and processing device.
This written description uses examples to disclose the implementations, including the best mode, and also to enable any person skilled in the art to practice the implementations, including making and using any devices or systems and performing any incorporated methods. The patentable scope of the disclosure is defined by the claims, and may include other examples that occur to those skilled in the art. Such other examples are intended to be within the scope of the claims if they have structural elements that do not differ from the literal language of the claims, or if they include equivalent structural elements with insubstantial differences from the literal language of the claims.
This invention was made with Government support under N00014-12-C-0027 awarded by the Department of Defense. The government has certain rights in this invention.
| Number | Name | Date | Kind |
|---|---|---|---|
| 5179529 | Nowakowski | Jan 1993 | A |
| 5263051 | Eyuboglu | Nov 1993 | A |
| 5754783 | Mendelson et al. | May 1998 | A |
| 5889791 | Yang | Mar 1999 | A |
| 5999129 | Rose | Dec 1999 | A |
| 6041393 | Hsu | Mar 2000 | A |
| 6043771 | Clark et al. | Mar 2000 | A |
| 6147646 | Arneson et al. | Nov 2000 | A |
| 6205190 | Antonio et al. | Mar 2001 | B1 |
| 6285319 | Rose | Sep 2001 | B1 |
| 6351456 | Struhsaker et al. | Feb 2002 | B1 |
| 6545633 | Jensen | Apr 2003 | B1 |
| 6711528 | Dishman | Mar 2004 | B2 |
| 6744744 | Tong et al. | Jun 2004 | B1 |
| 6898612 | Parra | May 2005 | B1 |
| 6985102 | Horn et al. | Jan 2006 | B1 |
| 7397415 | Wang | Jul 2008 | B1 |
| 8805858 | Ray | Aug 2014 | B1 |
| 8958750 | Saleem | Feb 2015 | B1 |
| 9081092 | Friesel | Jul 2015 | B1 |
| 9273965 | Cody et al. | Mar 2016 | B2 |
| 20020035709 | Chen et al. | Mar 2002 | A1 |
| 20020121890 | Levitt | Sep 2002 | A1 |
| 20020168035 | Carlson et al. | Nov 2002 | A1 |
| 20030023909 | Ikeda et al. | Jan 2003 | A1 |
| 20030079170 | Stewart et al. | Apr 2003 | A1 |
| 20030095716 | Gindele et al. | May 2003 | A1 |
| 20030096586 | Oates et al. | May 2003 | A1 |
| 20030221084 | Zhou | Nov 2003 | A1 |
| 20040027257 | Yannone et al. | Feb 2004 | A1 |
| 20040158821 | Rickard | Aug 2004 | A1 |
| 20040204922 | Beadle | Oct 2004 | A1 |
| 20080198914 | Song | Aug 2008 | A1 |
| 20090060008 | Beadle | Mar 2009 | A1 |
| 20100309055 | Middour et al. | Dec 2010 | A1 |
| 20110178979 | Nakagawa et al. | Jul 2011 | A1 |
| 20120280848 | Card et al. | Nov 2012 | A1 |
| 20130021197 | Jiang | Jan 2013 | A1 |
| 20140354647 | Verrett | Dec 2014 | A1 |
| 20160314097 | Bradford | Oct 2016 | A1 |
| Number | Date | Country |
|---|---|---|
| 2988148 | Feb 2016 | EP |
| 2001264417 | Sep 2001 | JP |
| 2015187575 | Oct 2015 | JP |
| WO9858450 | Dec 1998 | WO |
| Entry |
|---|
| Mark Wickert, ECE2610 Signals and Systems lecture notes, Chapter 8 IIR Filters, Apr. 19, 2010. |
| A. Kurzhanskiy & P. Varaiya, Ellipsoidal Toolbox Technical Report, 2006. |
| M. Friendly et al., Elliptical Insights: Understanding Statistical Methods through Elliptical Geometry, Statistical Science, vol. 28, No. 1, 1-39 (2013). |
| An FPGA Implementation of Incremental Clustering for Radar Pulse Deinterleaving, Scott Bailie, MS Thesis, Northeastern Univ., Apr. 2010. |
| S. Bailie & M. Leeser, Incremental applied to radar deinterleaving: a parameterized Fpga implementation, Fpga '12 Proceedings of the ACM/SIGDA international symposium on Field Programmable Gate Arrays, pp. 25-28, ISBN 978-1-4503-1155-7, abstract available at http://dl.acm.org/citation.cfm?id=2145699, Year 2012. |
| Pandu, J., Balaji, N., Naidu, C.D., FPGA implementation of multi parameter deinterleaving, 2014 International Conference on Electronics and Communications Systems (ICECS), Feb. 13-14, 2014, ISBN 978-1-4799-2320-5, abstract available at http://ieeexplore.ieee.org/document/6892676/. |
| Singh, A.K. & Rao, K.S., Detection, Identification & Classification of Intra Pulse Modulated LPI Radar Signal using Digital Receiver, International Journal of Emerging Technology and Advanced Engineering, vol. 2, Issue 9, Sep. 2012. |
| Kumar.N et al., Deinterleaving of Radar Signals and its Parameter Estimation in EW Environment, International Journal of Emerging Technology and Advanced Engineering, vol. 4, Issue 9, Sep. 2014. |
| Mahmoud et al., Radar Parameter Generation to Identify the Target, Journal of Engineering, vol. 17, Feb. 2011, available at http://www.iasj.net/iasj?func=fulltext&ald=24384. |
| Babcock et al., Sampling From a Moving Window Over Streaming Data, SODA '02 Proceedings of the thirteenth annual ACM-SIAM symposium on Discrete algorithms, pp. 633-634, abstract available at http://dl.acm.org/citation.cfm?id=545465, Year 2002. |
| Lakshmi et al., Detection and Extraction of Radio Frequency and Pulse Parameters in Radar Warning Receivers, Proceedings of International Conference on Emerging Research in Computing, Information , Communication an Applications (ERCICA 2013), Aug. 2013, ISBN 978-9-3510-7102-0, available at http://searchdl.org/public/book_series/elsevierst/1/97.pdf. |
| Guassianwaves.com—Signal Processing Simplified, Interleavers and deinterleavers, Oct. 25, 2010, http://www.gaussianwaves.com/2010/10/interleavers-and-deinterleavers-2/. |
| J.D. Parker, Deinterleaver Technology for Future Electronic Support Measures (ESM) Systems, Naval Surface Warfare Center, Dec. 1992, available at http://www.dtic.mil/dtic/tr/fulltext/u2/a265005.pdf. |
| U.S. Appl. No. 15/073,626, filed Mar. 17, 2016. |
| EPO Extended Search Report for related application 17181686.1 dated Aug. 21, 2017, 9 pp. |
| Lan-Da Van, Pipelining and Parallel Processing, Department of Computer Science National ChiaoTung University, Taiwan, 2010, Republic of China. |
| EPO Extended Search Report for related application 17181675.4 dated Aug. 17, 2017, 11 pp. |
| Extended European Search Report for Application No. 17174816.3, dated Jan. 9, 2018, 7 pages. |
| Extended European Search Report for Application No. 17179448.0. dated Jan. 19, 2018, 9 pages. |
| Jiang, L. et al., Pulse-Compression Radar Signal Sorting Using th Blind Source Separation Algrithms, 2015 International Conference on Estimation, Detection and Information Fusion, IEEE, pp. 268-271. |
| Shy, K. et al., Implementation of Pipelined FastICA on FPGA for Real-Time Blind Source Separation, Jun. 2008, IEEE Transaction on Neural Networks, vol. 19, No. 6, pp. 958-970. |
| European Office Action for Patent Application Serial No. 17 181 675.4-1217 dated Dec. 18, 2018; pp. 1-8. |
| Number | Date | Country | |
|---|---|---|---|
| 20180074171 A1 | Mar 2018 | US |
