The present invention relates to a tamper-proof receptacle for supplying electrical current to a load.
The present invention relates to electrical receptacles of the type having slidable shutter mechanisms arranged behind the receptacle openings that receive the blades or prongs of an electrical plug connected to the receptacle.
In order to prevent electrical shocks and possible injuries which may result from insertion of an electrically conducting member into the live terminals of an electrical receptacle, electrical receptacles with shutter mechanisms have been developed to provide an additional level of safety to users.
These mechanisms typically include a plurality of moveable members that are spring-biased to positions wherein the moveable member masks the plug-receiving openings thereby shielding the live terminals within the receptacle. The shutter members are moved laterally by objects inserted through the openings in the receptacle cover. However, the structure is such that the shutter members must be moved in unison, such as when plug blades are inserted in the receptacle openings, in order to achieve physical access to and electrical communication with the terminals. That is, when a single shutter member is moved independently by insertion of a device through a single opening, the other shutter member remains stationary with a portion in a blocking position to prevent advance of the device into contact with the receptacle terminals. Such an arrangement does not, however prevent tampering with the receptacle such as when an object is inserted through a single opening and contacts an energized contact within the receptacle.
There is a need, therefore, for an improved shutter mechanism to address tampering of an energized receptacle or the inadvertent insertion of an object into one of its openings.
It is the object of the present invention to provide an electrical receptacle having a novel and improved safety shutter mechanism to overcome a number of deficiencies of prior art mechanisms of this type. The present invention is directed to a tamper-proof receptacle having a circuit-interrupting device. The receptacle is configured so that the circuit-interrupting device will trip and remove power from the face terminal of the receptacle if an object is pushed into a single opening in the face of the receptacle. In contrast, if a two or three-pronged plug is inserted into the face of the receptacle, it will not trip the circuit interrupter.
According to a first aspect of the invention, a receptacle for providing power to a load includes terminals for connection to an electrical power source, and slidable shutters located between openings in the receptacle and the terminals; the shutters are operatively connected to a circuit interrupter. Displacement of one shutter causes the circuit interrupter to disconnect the terminals from the power source. In an embodiment, each of the shutters has an angled end surface so that insertion of an object through a corresponding opening causes a cam action between the object and the angled end surface, thereby causing the displacement of the shutter; a switch is operatively connected to each of the shutters, so that displacement of a shutter causes the corresponding switch to close and causes the circuit interrupter to disconnect the terminals from the power source. The inserted object therefore does not touch any of the terminals while power is connected to the terminals.
According to another aspect of the invention, a receptacle includes a face plate having a pair of openings; face terminals for connection to an electrical power source; a pair of shutters with each shutter located between an opening and a corresponding face terminal; a logic circuit connected to the shutters; a monitoring circuit, connected to the logic circuit, for monitoring supply of power to the face terminals; and a circuit interrupting device, connected to the logic circuit, for disconnecting power from the face terminals in accordance with a signal from the logic circuit. In an embodiment, the receptacle also includes a switch coupled to each of the shutters and providing an input to the logic circuit, so that displacement of a shutter causes the corresponding switch to close. The logic circuit is configured to detect insertion of an object into only one of the pair of openings. In an embodiment, the logic circuit includes an XOR gate having a pair of inputs coupled respectively to the switches, and also includes an AND gate having a first input connected to the monitoring circuit and a second input connected to the output of the XOR gate. The output of the AND gate therefore indicates insertion of an object into only one of the pair of openings while power is supplied to the face terminals.
According to a further aspect of the invention, the face plate of the receptacle has a plurality of pairs of openings and the logic circuit has a plurality of XOR gates; each of the pairs of openings has a pair of shutters with switches and face terminals corresponding thereto. Each pair of shutters is coupled to one of the XOR gates by the switches. The logic circuit further includes a plurality of AND gates and an OR gate. Each of the AND gates has a first input connected to the monitoring circuit and a second input connected to the output of one of the XOR gates. The OR gate has a plurality of inputs each connected to the output of a respective AND gate; the output of the OR gate provides the signal to the circuit interrupting device.
The accompanying drawings, which are included to provide a further understanding of the invention and are incorporated in and constitute a part of this specification, illustrate embodiments of the invention and together with the description serve to explain the principles of the invention.
An embodiment of the invention comprises tamper-detection and tamper-proofing circuitry implemented in a circuit-interrupting receptacle. The device is designed to trip, and remove power from the face terminals of the receptacle, if an object is pushed into a single opening in the face. Two- and three-pronged plugs inserted into the face of the receptacle will not trip the circuit interrupter.
The following description is directed to tamper-proof circuitry implemented in a Ground Fault Circuit Interrupter (GFCI) such as described in commonly owned U.S. Pat. No. 6,040,967, the disclosure of which is incorporated herein by reference. It will be understood, however, that an embodiment of the invention may be implemented with any kind of circuit interrupting receptacle (an AFCI for example).
Referring to
Each shutter 201 has an angled end 201a and a switch end 201s. The angled end of the shutter 201a completely covers the opening 101. If an object 205 is pushed into an opening 101, the angled end of the corresponding shutter is pushed sideways due to a cam action between the object and the angled end surface of the shutter (see
Other elements shown in
Mechanical switch 106 (coupled to TEST button 103) is shown connected to the conductors of the line terminals. Movable bridge contacts are shown as switches 441-444, connecting line terminals 445 to face terminals 203 and load terminals 446. The line terminals 445, load terminals 446 and face terminals 203 are electrically isolated from each other unless connected by the movable bridge contacts 441-444.
When a predetermined condition occurs (e.g. a ground fault), a difference in current amplitude appears between the two line terminals 445. This current difference is manifested as a net current which is detected by the differential transformer 417. A resulting voltage signal is provided to integrated circuit 419, which then generates a voltage on pin 411, connected to the gate of gated semiconductor device 451. Semiconductor device 451 is typically implemented using a Silicon Controlled Rectifier. The full wave bridge rectifier has a DC side connected to the anode of semiconductor device 451. The voltage signal from pin 411 turns device 451 on, shorting the DC side of the bridge rectifier and thereby energizing relay 448, which engages the movable bridges 441-444 causing them to remove power from the face terminals 203 and load terminals 446. Relay 448 is also energized when mechanical switch 106 is closed, causing a current imbalance on the line terminal conductors that is detected by the differential transformer. The G/N transformer 418 detects a remote ground voltage that may be present on one of the load terminal conductors and provides a current to integrated circuit 419 upon detection of this remote ground which also energizes relay 448.
The tamper-detection and tamper-proofing circuitry in this embodiment of the invention will now be described. In the receptacle 100, each pair of phase and neutral shutter switches 202 is connected to a 5V DC supply on one side and the inputs of an XOR (exclusive OR) gate 401 on the other side. Resistors 402 and 403 independently hold the inputs of the XOR gate 401 to ground unless the shutter switches 202 are closed. In accordance with XOR logic, if both shutter switches 202 are open then the inputs 401a, 401b to the XOR 401 gate are both 0 and the output of the gate 0. If both shutter switches 201 are closed, the inputs to the XOR gate 401 are both 1 and the output is 0. However, if only one of the shutter switches 202 is closed and the other one is open then the inputs to the XOR 401 are 01 or 10, and the output is 1 or logic high.
When the output of the XOR 401 gate is logic high or 1, capacitor 404 will begin to charge through resistor 405 with time constant T=RC. When a plug is properly inserted into the receptacle, both shutters 201 will be moved aside, so that both shutter switches 202 will close. It is highly unlikely that the two shutter switches 202 will close at exactly the same time; this offset in closure will produce a short pulse at the output of XOR gate 401. The RC network of capacitor 404 and resistor 405 allows the device to ignore these short pulses, because the pulse is not on long enough to charge capacitor 404 up to the logic level 1. However, if an object is pushed into only one opening 101, the output of XOR gate 401 remains high for enough time to charge capacitor 404. This in turn causes input 406a of AND gate 406 to be 1 (logic high).
The output of AND gate 406 is high when both inputs 406a, 406b are high. Input 406b is supplied by inverter 409, which is connected to circuit 250 monitoring power at the face terminals 203 of the receptacle. Power monitoring circuit 250 includes an optocoupler 407 and current limiting resistor 408. When power is supplied to face terminals 203, the transistor in the optocoupler 407 conducts, thereby providing a logic low signal to the input to inverter 409. Resistor 410 normally holds the input to the inverter 409 high when the transistor is off (not conducting). A logic high input 406b thus indicates that power is present at the face terminals 203. Accordingly, if power is supplied to the face terminals 203, and only a single shutter switch 202 is closed (for a time long compared to T, then the output of AND gate 406 goes high.
When the output of AND gate 406 goes high, current flows into the gate of the Silicon Controlled Rectifier (SCR) 451 through resistor 412 and diode 413. This causes the SCR to conduct, energizing coil 448 and causing the GFCI to trip, thus removing power from the face terminals 203 and load terminals 446 of the device. When power is removed from the face terminals 203 the output of inverter 409 goes low again, so that the output of AND gate 406 goes low again and SCR 451 is turned off. If the user attempts to reset the circuit-interrupting device with a foreign object still present (see
The tamper-detection and tamper-proofing circuitry in this embodiment is powered from the power supply from the GFCI via resistor 416, Zener 414 and capacitor 415. Otherwise, the additional circuitry is independent of the GFCI. Diode 413 prevents the normally low output from the AND gate 406 from interfering with the GFCI signals to the gate of the SCR 451.
The above described implementation of the tamper-proof circuit of the present invention (circuit, sliding shutters and shutter switches) can be applied to any two or three hole receptacle design and is not limited to implementation in a GFCI receptacle.
While there have been shown and described and pointed out the fundamental novel features of the invention as applied to the preferred embodiment, as it presently contemplated for carrying them out, it will be understood that various omissions and substitutions and changes of the form and details of the device illustrated and in its operation may be made by those skilled in the art, without departing from the spirit of the invention.
This application claims priority pursuant to 35 U.S.C. 119(e) from U.S. Provisional Application having Application No. 60/732,327 filed Oct. 31, 2005.
Number | Name | Date | Kind |
---|---|---|---|
2540496 | Sperazza | Feb 1951 | A |
2826652 | Piplack | Mar 1958 | A |
2926327 | Metelli | Feb 1960 | A |
3222631 | Cohen | Dec 1965 | A |
3238492 | Houston | Mar 1966 | A |
3617662 | Miller | Nov 1971 | A |
3775726 | Gress | Nov 1973 | A |
3986763 | Sparrow | Oct 1976 | A |
3990758 | Petterson | Nov 1976 | A |
4072382 | Reschke | Feb 1978 | A |
4148536 | Petropoulsos et al. | Apr 1979 | A |
4168104 | Bushow | Sep 1979 | A |
4271337 | Barkas | Jun 1981 | A |
4379607 | Bowden, Jr. | Apr 1983 | A |
4544219 | Barkas | Oct 1985 | A |
4603932 | Heverly | Aug 1986 | A |
4714858 | Sanders | Dec 1987 | A |
4722693 | Rose | Feb 1988 | A |
4867693 | Gizienski et al. | Sep 1989 | A |
4867694 | Short | Sep 1989 | A |
4897049 | Miller et al. | Jan 1990 | A |
4909749 | Long | Mar 1990 | A |
4936789 | Ugalde | Jun 1990 | A |
5006075 | Bowden, Jr. | Apr 1991 | A |
5020997 | Calderara et al. | Jun 1991 | A |
5069630 | Tseng et al. | Dec 1991 | A |
5277607 | Thumma et al. | Jan 1994 | A |
5320545 | Brothers | Jun 1994 | A |
5374199 | Chung | Dec 1994 | A |
5391085 | Tigner | Feb 1995 | A |
5518132 | Chen | May 1996 | A |
5551884 | Burkhart, Sr. | Sep 1996 | A |
5702259 | Lee | Dec 1997 | A |
5839909 | Calderara et al. | Nov 1998 | A |
5846092 | Feldman et al. | Dec 1998 | A |
5902140 | Cheung et al. | May 1999 | A |
5915981 | Mehta | Jun 1999 | A |
6086391 | Chiu | Jul 2000 | A |
6111210 | Allison | Aug 2000 | A |
6149446 | Yu | Nov 2000 | A |
6217353 | Yu-Tse | Apr 2001 | B1 |
6224401 | Yu | May 2001 | B1 |
6238224 | Shao | May 2001 | B1 |
6299487 | Lopata et al. | Oct 2001 | B1 |
6422880 | Chiu | Jul 2002 | B1 |
6537088 | Huang | Mar 2003 | B2 |
6537089 | Montague | Mar 2003 | B1 |
6734769 | Germain et al. | May 2004 | B1 |
6749449 | Mortun et al. | Jun 2004 | B2 |
6767228 | Katz | Jul 2004 | B2 |
6776630 | Huang | Aug 2004 | B1 |
6786745 | Huang | Sep 2004 | B1 |
6873231 | Germain et al. | Mar 2005 | B2 |
6893275 | Ng et al. | May 2005 | B2 |
6949994 | Germain et al. | Sep 2005 | B2 |
6963260 | Germain et al. | Nov 2005 | B2 |
6969801 | Radosavljevic et al. | Nov 2005 | B2 |
6979212 | Gorman | Dec 2005 | B1 |
6986674 | Gorman | Jan 2006 | B1 |
7026895 | Germain et al. | Apr 2006 | B2 |
7088205 | Germain et al. | Aug 2006 | B2 |
7088206 | Germain et al. | Aug 2006 | B2 |
7114968 | Healy | Oct 2006 | B2 |
7179992 | Packard et al. | Feb 2007 | B1 |
7227435 | Germain | Jun 2007 | B2 |
7312963 | Radosavljevic et al. | Dec 2007 | B1 |
7355117 | Castaldo et al. | Apr 2008 | B2 |
7455538 | Germain | Nov 2008 | B2 |
20020097546 | Wienberger | Jul 2002 | A1 |
20040203270 | Wang | Oct 2004 | A1 |
20050039938 | Radosavljevic et al. | Feb 2005 | A1 |
20070049077 | Germain et al. | Mar 2007 | A1 |
20070049079 | Nalwad et al. | Mar 2007 | A1 |
20070111569 | Germain et al. | May 2007 | A1 |
20070211397 | Sokolow et al. | Sep 2007 | A1 |
Number | Date | Country |
---|---|---|
2 396 489 | Jun 2004 | GB |
WO 0017728 | Mar 2000 | WO |
Number | Date | Country | |
---|---|---|---|
20070111569 A1 | May 2007 | US |
Number | Date | Country | |
---|---|---|---|
60732327 | Oct 2005 | US |