Temperature sensing circuit for transmitting data across isolation barrier

Information

  • Patent Grant
  • 10656026
  • Patent Number
    10,656,026
  • Date Filed
    Monday, January 30, 2017
    7 years ago
  • Date Issued
    Tuesday, May 19, 2020
    3 years ago
Abstract
An isolated temperature sensing system includes a thermistor that measures a temperature of a compressor system. An isolation circuit charges a capacitor, sets an output signal to a first state during charging of the capacitor, discharges the capacitor to the thermistor, and sets the output signal to a second state during discharging of the capacitor to the thermistor. The first state is different than the second state. A control module receives the output signal via an isolation barrier and determines the temperature of the compressor system based on a ratio of: (i) a first period that the output signal is in the first state to (ii) a second period that the output signal is in the second state.
Description
FIELD

The present disclosure relates to a temperature sensing circuit, and more particularly, to temperature sensing across an isolation barrier.


BACKGROUND

The background description provided here is for the purpose of generally presenting the context of the disclosure. Work of the presently named inventors, to the extent it is described in this background section, as well as aspects of the description that may not otherwise qualify as prior art at the time of filing, are neither expressly nor impliedly admitted as prior art against the present disclosure.


Electric motors are used in a wide variety of industrial and residential applications including, but not limited to, heating, ventilating, and air conditioning (HVAC) systems. For example only, an electric motor may drive a compressor in an HVAC system. One or more additional electric motors may also be implemented in the HVAC system. For example only, the HVAC system may include another electric motor that drives a fan associated with a condenser. Another electric motor may be included in the HVAC system to drive a fan associated with an evaporator.


SUMMARY

In a feature, an isolated temperature sensing system is described. A thermistor measures a temperature of a compressor system. An isolation circuit charges a capacitor, sets an output signal to a first state during charging of the capacitor, discharges the capacitor to the thermistor, and sets the output signal to a second state during discharging of the capacitor to the thermistor. The first state is different than the second state. A control module receives the output signal via an isolation barrier and determines the temperature of the compressor system based on a ratio of: (i) a first period that the output signal is in the first state to (ii) a second period that the output signal is in the second state.


In further features, the temperature of the compressor system includes a discharge line temperature (DLT) of a compressor.


In further features, wherein the isolation barrier includes an optocoupler.


In further features, the isolation circuit charges the capacitor via a resistor and discharges the capacitor to the thermistor and at least one discharge circuit component.


In further features, the control module determines the temperature of the compressor system further based on a first resistance of the resistor and a second resistance of the at least one discharge circuit component.


In further features, the control module determines the temperature of the compressor system as a function of a duty cycle of the output signal.


In further features, the control module determines the temperature of the compressor system based on a duty cycle of the output signal using a look-up table that relates duty cycles to temperatures.


In further features, the control module determines a resistance of the thermistor based on the ratio and determines the temperature of the compressor system based on the resistance of the thermistor.


In further features, the isolation circuit transitions from charging the capacitor to discharging the capacitor when a voltage of the capacitor is greater than a first voltage.


In further features, the isolation circuit transitions from discharging the capacitor to charging the capacitor when the voltage of the capacitor is less than a second voltage. The second voltage is less than the first voltage.


In a feature, an isolated temperature sensing method includes: by a thermistor, measuring a temperature of a compressor system; by an isolation circuit, charging a capacitor, setting an output signal to a first state during charging of the capacitor, discharging the capacitor to the thermistor, and that setting the output signal to a second state during discharging of the capacitor to the thermistor, where the first state is different than the second state; and receiving the output signal via an isolation barrier; determining the temperature of the compressor system based on a ratio of: (i) a first period that the output signal is in the first state to (ii) a second period that the output signal is in the second state.


In further features, the temperature of the compressor system includes a discharge line temperature (DLT) of a compressor.


In further features, the isolation barrier includes an optocoupler.


In further features: charging includes charging the capacitor via a resistor; and discharging includes discharging the capacitor to the thermistor and at least one discharge circuit component.


In further features, determining the temperature of the compressor system includes determining the temperature of the compressor system further based on a first resistance of the resistor and a second resistance of the at least one discharge circuit component.


In further features, determining the temperature of the compressor system includes determining the temperature of the compressor system as a function of a duty cycle of the output signal.


In further features, determining the temperature of the compressor system includes determining the temperature of the compressor system based on a duty cycle of the output signal using a look-up table that relates duty cycles to temperatures.


In further features, the isolated temperature sensing method further includes determining a resistance of the thermistor based on the ratio, and determining the temperature of the compressor system includes determining the temperature of the compressor system based on the resistance of the thermistor.


In further features, the isolated temperature sensing method further includes transitioning from charging the capacitor to discharging the capacitor when a voltage of the capacitor is greater than a first voltage.


In further features, the isolated temperature sensing method further includes transitioning from discharging the capacitor to charging the capacitor when the voltage of the capacitor is less than a second voltage. The second voltage is less than the first voltage.


Further areas of applicability of the present disclosure will become apparent from the detailed description, the claims and the drawings. The detailed description and specific examples are intended for purposes of illustration only and are not intended to limit the scope of the disclosure.





BRIEF DESCRIPTION OF THE DRAWINGS

The present disclosure will become more fully understood from the detailed description and the accompanying drawings, wherein:



FIG. 1 is a functional block diagram of an example refrigeration system;



FIG. 2 is a block diagram of an example implementation of the compressor motor drive of FIG. 1;



FIG. 3A is a block diagram of an example implementation of the power factor correction (PFC) circuit of FIG. 2;



FIG. 3B is a block diagram of another example implementation of the PFC circuit of FIG. 2;



FIG. 4 is a functional block diagram of an example implementation of the isolation circuit;



FIG. 5 is a circuit diagram of an example implementation of the isolation circuit;



FIG. 6 is an example graph of resistance versus temperature of a thermistor;



FIG. 7 is a flowchart depicting an example method of charging and discharging a capacitor for measuring a temperature across an isolation barrier using the thermistor;



FIG. 8 is a flowchart depicting an example method of determining temperature measured using a resistor across an isolation barrier; and



FIG. 9 is a circuit diagram of an example isolated supply.





In the drawings, reference numbers may be reused to identify similar and/or identical elements.


DETAILED DESCRIPTION

Refrigeration System



FIG. 1 is a functional block diagram of an example refrigeration system 100 including a compressor 102, a condenser 104, an expansion valve 106, and an evaporator 108. According to the principles of the present disclosure, the refrigeration system 100 may include additional and/or alternative components, such as a reversing valve or a filter-drier. In addition, the present disclosure is applicable to other types of refrigeration systems including, but not limited to, heating, ventilating, and air conditioning (HVAC), heat pump, refrigeration, and chiller systems.


The compressor 102 receives refrigerant in vapor form and compresses the refrigerant. The compressor 102 provides pressurized refrigerant in vapor form to the condenser 104. The compressor 102 includes an electric motor that drives a pump. For example only, the pump of the compressor 102 may include a scroll compressor and/or a reciprocating compressor.


All or a portion of the pressurized refrigerant is converted into liquid form within the condenser 104. The condenser 104 transfers heat away from the refrigerant, thereby cooling the refrigerant. When the refrigerant vapor is cooled to a temperature that is less than a saturation temperature, the refrigerant transforms into a liquid (or liquefied) refrigerant. The condenser 104 may include an electric fan that increases the rate of heat transfer away from the refrigerant.


The condenser 104 provides the refrigerant to the evaporator 108 via the expansion valve 106. The expansion valve 106 controls the flow rate at which the refrigerant is supplied to the evaporator 108. The expansion valve 106 may include a thermostatic expansion valve or may be controlled electronically by, for example, a system controller 130. A pressure drop caused by the expansion valve 106 may cause a portion of the liquefied refrigerant to transform back into the vapor form. In this manner, the evaporator 108 may receive a mixture of refrigerant vapor and liquefied refrigerant.


The refrigerant absorbs heat in the evaporator 108. Liquid refrigerant transitions into vapor form when warmed to a temperature that is greater than the saturation temperature of the refrigerant. The evaporator 108 may include an electric fan that increases the rate of heat transfer to the refrigerant.


A utility 120 provides power to the refrigeration system 100. For example only, the utility 120 may provide single-phase alternating current (AC) power at approximately 230 Volts root mean squared (VRMS). In other implementations, the utility 120 may provide three-phase AC power at approximately 400 VRMS, 480 VRMS, or 600 VRMS at a line frequency of, for example, 50 or 60 Hz. When the three-phase AC power is nominally 600 VRMS, the actual available voltage of the power may be 575 VRMS.


The utility 120 may provide the AC power to the system controller 130 via an AC line, which includes two or more conductors. The AC power may also be provided to a drive 132 via the AC line. The system controller 130 controls the refrigeration system 100. For example only, the system controller 130 may control the refrigeration system 100 based on user inputs and/or parameters measured by various sensors (not shown). The sensors may include pressure sensors, temperature sensors, current sensors, voltage sensors, etc. The sensors may also include feedback information from the drive control, such as motor currents or torque, over a serial data bus or other suitable data buses.


A user interface 134 provides user inputs to the system controller 130. The user interface 134 may additionally or alternatively provide the user inputs directly to the drive 132. The user inputs may include, for example, a desired temperature, requests regarding operation of a fan (e.g., a request for continuous operation of the evaporator fan), and/or other suitable inputs. The user interface 134 may take the form of a thermostat, and some or all functions of the system controller (including, for example, actuating a heat source) may be incorporated into the thermostat.


The system controller 130 may control operation of the fan of the condenser 104, the fan of the evaporator 108, and the expansion valve 106. The drive 132 may control the compressor 102 based on commands from the system controller 130. For example only, the system controller 130 may instruct the drive 132 to operate the motor of the compressor 102 at a certain speed or to operate the compressor 102 at a certain capacity. In various implementations, the drive 132 may also control the condenser fan.


A thermistor 140 is thermally coupled to the refrigerant line exiting the compressor 102 that conveys refrigerant vapor to the condenser 104. The variable resistance of the thermistor 140 therefore varies with the discharge line temperature (DLT) of the compressor 102. As described in more detail, the drive 132 monitors the resistance of the thermistor 140 to determine the temperature of the refrigerant exiting the compressor 102.


The DLT may be used to control the compressor 102, such as by varying capacity of the compressor 102, and may also be used to detect a fault. For example, if the DLT exceeds the threshold, the drive 132 may power down the compressor 102 to prevent damage to the compressor 102.


Drive


In FIG. 2, an example implementation of the drive 132 includes an electromagnetic interference (EMI) filter and protection circuit 204, which receives power from an AC line. The EMI filter and protection circuit 204 reduces EMI that might otherwise be injected back onto the AC line from the drive 132. The EMI filter and protection circuit 204 may also remove or reduce EMI arriving from the AC line. Further, the EMI filter and protection circuit 204 protects against power surges, such as may be caused by lightening, and/or other other types of power surges and sags.


A charging circuit 208 controls power supplied from the EMI filter and protection circuit 204 to a power factor correction (PFC) circuit 212. For example, when the drive 132 initially powers up, the charging circuit 208 may place a resistance in series between the EMI filter and protection circuit 204 and the PFC circuit 212 to reduce the amount of current inrush. These current or power spikes may cause various components to prematurely fail.


After initial charging is completed, the charging circuit 208 may close a relay that bypasses the current-limiting resistor. For example, a control module 220 may provide a relay control signal to the relay within the charging circuit 208. In various implementations, the control module 220 may assert the relay control signal to bypass the current-limiting resistor after a predetermined period of time following start up, or based on closed loop feedback indicating that charging is near completion.


The PFC circuit 212 converts incoming AC power to DC power. The PFC circuit 212 may not be limited to PFC functionality—for example, the PFC circuit 212 may also perform voltage conversion functions, such as acting as a boost circuit and/or a buck circuit. In some implementations, the PFC circuit 212 may be replaced by a non-PFC voltage converter. The DC power may have voltage ripples, which are reduced by filter capacitance 224. Filter capacitance 224 may include one or more capacitors arranged in parallel and connected to the DC bus. The PFC circuit 212 may attempt to draw current from the AC line in a sinusoidal pattern that matches the sinusoidal pattern of the incoming voltage. As the sinusoids align, the power factor approaches one, which represents the greatest efficiency and the least demanding load on the AC line.


The PFC circuit 212 includes one or more switches that are controlled by the control module 220 using one or more signals labeled as power switch control. The control module 220 determines the power switch control signals based on a measured voltage of the DC bus, measured current in the PFC circuit 212, AC line voltages, temperature or temperatures of the PFC circuit 212, and the measured state of a power switch in the PFC circuit 212. While the example of use of measured values is provided, the control module 220 may determine the power switch control signals based on an estimated voltage of the DC bus, estimated current in the PFC circuit 212, estimated AC line voltages, estimated temperature or temperatures of the PFC circuit 212, and/or the estimated or expected state of a power switch in the PFC circuit 212. In various implementations, the AC line voltages are measured or estimated subsequent to the EMI filter and protection circuit 204 but prior to the charging circuit 208.


The control module 220 is powered by a DC-DC power supply 228, which provides a voltage suitable for logic of the control module 220, such as 3.3 Volts, 2.5 Volts, etc. The DC-DC power supply 228 may also provide DC power for operating switches of the PFC circuit 212 and an inverter power circuit 232. For example only, this voltage may be a higher voltage than for digital logic, with 15 Volts being one example.


The inverter power circuit 232 also receives power switch control signals from the control module 220. In response to the power switch control signals, switches within the inverter power circuit 232 cause current to flow in respective windings of a motor 236 of the compressor 102. The control module 220 may receive a measurement or estimate of motor current for each winding of the motor 236 or each leg of the inverter power circuit 232. The control module 220 may also receive a temperature indication from the inverter power circuit 232.


For example only, the temperature received from the inverter power circuit 232 and the temperature received from the PFC circuit 212 are used only for fault purposes. In other words, once the temperature exceeds a predetermined threshold, a fault is declared and the drive 132 is either powered down or operated at a reduced capacity. For example, the drive 132 may be operated at a reduced capacity and if the temperature does not decrease at a predetermined rate, the drive 132 transitions to a shutdown state.


The control module 220 may also receive an indication of the discharge line temperature from the compressor 102 using the thermistor 140. An isolation circuit 260 may provide a pulse-width-modulated representation of the resistance of the thermistor 140 to the control module 220. The isolation circuit 260 may include galvanic isolation so that there is no electrical connection between the thermistor 140 and the control module 220.


The isolation circuit 260 may further receive protection inputs indicating faults, such as a high-pressure cutoff or a low-pressure cutoff, where pressure refers to refrigerant pressure. If any of the protection inputs indicate a fault and, in some implementations, if any of the protection inputs become disconnected from the isolation circuit 260, the isolation circuit 260 ceases sending the PWM temperature signal to the control module 220. Therefore, the control module 220 may infer that a protection input has been received from an absence of the PWM signal. The control module 220 may, in response, shut down the drive 132.


The control module 220 controls an integrated display 264, which may include a grid of LEDs and/or a single LED package, which may be a tri-color LED. The control module 220 can provide status information, such as firmware versions, as well as error information using the integrated display 264. The control module 220 communicates with external devices, such as the system controller 130 in FIG. 1, using a communications transceiver 268. For example only, the communications transceiver 268 may conform to the RS-485 or RS-232 serial bus standards or to the Controller Area Network (CAN) bus standard.


PFC Circuits


In FIG. 3A, a PFC circuit 300 is one implementation of the PFC circuit 212 of FIG. 2. The PFC circuit 300 includes a rectifier 304 that converts incoming AC into pulsating DC. In various implementations, the rectifier 304 includes a full-wave diode bridge. The DC output of the rectifier 304 is across first and second terminals. The first terminal is connected to an inductor 308, while the second terminal is connected to a current sensor 312. An opposite end of the inductor 308 is connected to a node that is common to the inductor 308, an anode of a diode 316, and a first terminal of a switch 320.


The PFC circuit 300 generates a DC bus, where a first terminal of the DC bus is connected to a cathode of the diode 316 while a second terminal of the DC bus is connected to the second output terminal of the rectifier 304 via the current sensor 312. The current sensor 312 can, therefore, sense the current within the switch 320 as well as the current in the DC bus and current in the inductor 308. The second terminal of the DC bus is also connected to a second terminal of the switch 320.


A driver 324 receives the power switch control signal from the control module 220 of FIG. 2 and rapidly charges or discharges a control terminal of the switch 320. For example, the switch 320 may be a field effect transistor with a gate terminal as the control terminal. More specifically, the switch 320 may be a power metal-oxide-semiconductor field-effect transistor (MOSFET), such as the STW38N65M5 power MOSFET from STMicroelectronics. The driver 324, in response to the power switch control signal, charges or discharges the capacitance at the gate of the field effect transistor.


A switch monitor circuit 328 measures whether the switch is on or off. This closed loop control enables the control module 220 to determine whether the switch 320 has reacted to a command provided by the power switch control signal and may also be used to determine how long it takes the switch 320 to respond to that control signal. The measured switch state is output from the switch monitor circuit 328 back to the control module 220. The control module 220 may update its control of the power switch control signal to compensate for delays in turning on and/or turning off the switch 320.


In FIG. 3A, the inductor, the switch 320, and the diode 316 are arranged in a boost configuration. In brief, the switch 320 closes, causing current through the inductor 308 to increase. Then the switch 320 is opened, but the current through the inductor 308 cannot change instantaneously because the voltage across an inductor is proportional to the derivative of the current. The voltage across the inductor 308 becomes negative, meaning that the end of the inductor 308 connected to the anode of the diode 316 experiences a voltage increase above the voltage output from the rectifier 304.


Once the voltage at the anode of the diode 316 increases above the turn-on voltage of the diode 316, the current through the inductor 308 can be fed through the diode 316 to the DC bus. The current through the inductor 308 decreases and then the switch 320 is closed once more, causing the current and the inductor 308 to increase.


In various implementations, the switch 320 may be turned on until the current sensor 312 determines that a predetermined threshold of current has been exceeded. At that time, the switch 320 is turned off for a specified period of time. This specified period may be adaptive, changing along with the voltage of the DC bus as well as the voltage of the AC input change. However, the off time (when the switch 320 is open) is a specified value. Once a time equal to the specified value has elapsed, the switch 320 is turned back on again and the process repeats. The off time can be fixed or variable. In the case of the off time being variable, the off time can be limited to at least a predetermined minimum off time.


To reduce the physical size and parts cost of the PFC circuit 300, the inductance of the inductor 308 (which may be the largest contributor to the physical size of the PFC circuit 300) may be lowered. However, with a lower inductance, the inductor 308 will saturate more quickly. Therefore, the switch 320 will have to operate more quickly. While more quickly and smaller are relative terms, present power switching control operates in the range of 10 kilohertz to 20 kilohertz switching frequencies. In the present application, the switching frequency of the switch 320 may be increased to more than 50 kilohertz, more than 100 kilohertz, or more than 200 kilohertz. For example, the switching frequency of the switch may be controlled to be approximately 200 kilohertz.


The switch 320 is therefore chosen to allow for faster switching as well as to have low switching losses. With faster switching, the inductance of the inductor 308 can be smaller. In addition, the diode 316 may need to be faster. Silicon carbide diodes may have fast response times. For example, the diode 316 may be an STPSC2006CW Silicon Carbide dual diode package from STMicroelectronics.


In order to accurately drive the switch 320 when operating at higher speeds, the control strategy must similarly be accelerated. For example only, the control module 220 may include multiple devices, such as a microcontroller configured to perform more involved calculations and an FPGA (field programmable gate array) or PLD (programmable logic device) configured to monitor and respond to inputs in near real time. In this context, near real time means that the time resolution of measurement and time delay in responding to inputs of the FPGA or PLD is negligible compared to the physical time scale of interest. For faster switching speeds, the near real time response of the FPGA/PLD may introduce non-negligible delays. In such cases, the delay of the FPGA/PLD and driving circuitry may be measured and compensated for. For example, if the turn-off of a switch occurs later than needed because of a delay, the turn-off can be instructed earlier to compensate for the delay.


A bypass rectifier 340 is connected in parallel with the rectifier 304 at the AC line input. A second output terminal of the bypass rectifier 340 is connected to the second terminal rectifier 304. However, a first output terminal of the bypass rectifier 340 is connected to the cathode of the diode 316.


As a result, when the PFC circuit 300 is not operating to boost the DC bus voltage, the bypass rectifier 340 will be active when the line-to-line voltage of the AC input exceeds the voltage across the DC bus. The bypass rectifier 340, in these situations, diverts current from passing through the diode 316. Because the inductor 308 is small, and the switch 320 switches rapidly, the diode 316 is also selected to exhibit fast switching times. The diode 316 may, therefore, be less tolerant to high currents, and so current is selectively shunted around the diode 316 by the bypass rectifier 340.


In addition, the current path through the rectifier 304 and the diode 316 experiences three diode voltage drops or two diode voltage drops and the switch voltage drop, while the path through the bypass rectifier 340 experiences only two diode voltage drops. While the single phase AC input in FIG. 3A is associated with a boost converter topology, the present disclosure also encompasses a buck converter topology or a buck-boost converter topology.


In FIG. 3B, a buck converter topology is shown with a three-phase AC input signal. Note that the principles of the present disclosure also apply to a boost converter or buck-boost converter topology used with a three-phase AC input. A PFC circuit 350 represents another implementation of the PFC circuit 212 of FIG. 2.


A three-phase rectifier 354 receives three-phase AC and generates pulsating DC across first and second terminals. A switch 358 is connected between the first terminal of the three-phase rectifier 354 and a common node. The common node is connected to an inductor 366 and a cathode of a power diode 370.


An anode of the power diode 370 is connected to a second terminal of the three-phase rectifier 354. An opposite terminal of the inductor 366 establishes one terminal of the DC bus, while the second output of the three-phase rectifier 354 establishes the other terminal of the DC bus. In the configuration shown in FIG. 3B, the switch 358, the inductor 366, and the diode 370 are configured in a buck topology.


A current sensor 362 is connected in series between the anode of the diode 370 and the DC bus. In other implementations, the current sensor 362 may be located in series with the inductor 366. In other implementations, the current sensor 362 may be located in series with the switch 358. In other implementations, the current sensor 362 may be located in series between the anode of the diode 370 and the second output of the three-phase rectifier 354. The current sensor 362 measures current through the inductor 366 as well as current through the DC bus and provides a current signal indicative of the amount of the current.


A driver 374 drives a control terminal of the switch 358 based on a power switch control signal from the control module 220 in FIG. 2. A switch monitor circuit 378 detects whether the switch 358 has opened or closed and reports the switch state to the control module 220. With the location of the current sensor 362, the current sensor 362 will measure approximately zero current when the switch 358 is open.


The isolation circuit 260 of the present disclosure charges a capacitor via a pull-up resistor and discharges the capacitor via the thermistor 140. The isolation circuit 260 charges the capacitor to a first predetermined value, then discharges the capacitor to a second predetermined value, then charges the capacitor to the first predetermined value, and so on.


Using an optocoupler 402 or another type of isolation barrier, the isolation circuit 260 transmits a pulse width modulation (PWM) signal to the control module 220. Optocouplers can also be referred to as opto-isolators. The state of the PWM signal indicates whether the capacitor is charging or discharging. Based on the PWM signal, the control module determines a charging period of the capacitor and a discharge period of the capacitor. The charging period of the capacitor corresponds to the period to charge the capacitor up to the first predetermined value. The discharge period corresponds to the period to discharge the capacitor down to the second predetermined value.


A ratio of the charge period to the discharge period is approximately equal to or equal to a ratio of the resistance of the pull-up resistor to the combined resistance of the thermistor 140 and other discharge circuit components. A duty cycle of the PWM signal corresponds to the ratio of the charging period of the capacitor to the discharge period of the capacitor. Based on the equivalence of these two ratios and knowledge of the resistance of the other discharge circuit components, the control module determines a resistance of the thermistor 140.


The resistance of the thermistor 140 is directly related to temperature measured by the thermistor 140, such as compressor discharge line temperature (DLT). For the example of the thermistor 140 being a negative temperature coefficient (NTC) thermistor, the resistance of the thermistor 140 may decrease as the temperature of the thermistor 140 increases, and vice versa. While the example of a NTC thermistor will be described, the present application is also applicable to a positive temperature coefficient (PTC) thermistor where resistance decreases as temperature decreases, and vice versa. Also, while the example of a thermistor is described, the present application is also applicable to other types of variable resistance sensors (e.g., pressure sensors). The control module 220 determines the temperature measured by the thermistor 140, for example, based on the duty cycle of the PWM signal (the ratio of the charge period to the discharge period). The temperature measured by the thermistor 140 can therefore be sensed across the isolation barrier provided by the optocoupler.



FIG. 4 is a functional block diagram of an example implementation of the isolation circuit 260. FIG. 5 is a circuit diagram of an example implementation of the isolation circuit 260. The isolation circuit 260 utilizes a first reference voltage (VREF1) 404 and a second reference voltage (VREF2) 408. The first reference voltage 404 may be greater than the second reference voltage 408. For example, the first reference voltage 404 may be approximately 3.3 V, and the second reference voltage 408 may be approximately 2.5 V. Other suitable reference voltages may be used. For example, the first reference voltage 404 and the second reference voltage 408 may be approximately equal. The use of approximately voltage thresholds that are derived from the same reference voltage, such as the second reference voltage 408, may decrease the number of mathematical calculations performed relative to the use of voltage thresholds derived from different reference voltages. The first reference voltage 404 and/or the second reference voltage 408 may be provided by an isolated supply as discussed further below with respect to FIG. 9.


A charge switch 412 and a discharge switch 416 are alternately switched such that one of the charge switch 412 and the discharge switch 416 is in a closed (conducting) state when the other one of the charge switch 412 and the discharge switch 416 is in an open (non-conducting) state. For example, the second reference voltage 408 charges a capacitor 420 via a pull-up resistor 424 when the charge switch 412 is in the closed state. When the charge switch 412 is in the closed state, the discharge switch 416 is in the open state. The second reference voltage 408 and the pull-up resistor form a pull-up circuit 426.


A voltage of the capacitor 420 increases during charging. The voltage of the capacitor 420 decreases during discharging. The voltage of the capacitor 420 is connected to a first input terminal of a comparator 428.


A selector 432 selects one of: a first voltage divider 436 and a second voltage divider 440. In various implementations, the first voltage divider 436 and the second voltage divider 440 may share one or more components. In the example of FIG. 5, resistors R115, R118, and R120 and capacitor C53 form one voltage divider (e.g., the second voltage divider 440), and resistors R115 and R120 and capacitor C53 form the other voltage divider (e.g., the first voltage divider 436).


When selected by the selector 432, the first voltage divider 436 converts the second reference voltage 408 into a first voltage threshold and applies the first voltage threshold to a second input terminal of the comparator 428. Similarly, the second voltage divider 440, when selected by the selector 432, converts the second reference voltage 408 into a second voltage threshold and applies the second voltage threshold to the second input terminal of the comparator 428.


The first voltage threshold is greater than the second voltage threshold. For example only, the first voltage divider 436 may be configured to generate the first voltage threshold at approximately 0.6*the second reference voltage 408. The second voltage divider 440 may be configured to generate the second voltage threshold at approximately 0.4*the second reference voltage 408.


The capacitor 420 is charged to the first voltage threshold during charging and discharged to the second voltage threshold during discharging. The comparator 428 compares the voltage of the capacitor 420 with the first voltage threshold during charging of the capacitor 420. When the voltage of the capacitor 420 becomes greater than the first voltage threshold, the comparator 428 transitions its output from a first state to a second state.


The output of the comparator 428 controls switching of an output switch 444. More specifically, the output of the comparator 428 is applied to a control terminal (e.g., gate terminal) of the output switch 444. When the output of the comparator 428 is in the second state, the output switch 444 is in an open state and creates an open circuit between its first terminal and ground. Ground may refer to a reference ground potential or an actual ground potential. When the output switch 444 is in the open state, a node 448 connected to the first terminal of the output switch 444 is connected to the first reference voltage 404 via a pull-up resistor 450.


The optocoupler 402 is connected to the node 448 and therefore generates an output based on the first reference voltage 404 when the output switch 444 is in the open state. The period that the optocoupler 402 generates its output based on the first reference voltage 404 corresponds to the period to discharge the capacitor 420 to the second voltage threshold.


Based on the first reference voltage 404 at the node 448, the charge switch 412 is in the open state (to prevent charging of the capacitor 420) and the discharge switch 416 is in the closed state (to discharge the capacitor 420). The selector 432 also selects the second voltage divider 440 based on voltage based on the first reference voltage 404 being present at the node 448.


When the comparator 428 transitions its output from the second state to the first state, the output switch 444 transitions from the open state to the closed state. When the output switch 444 is in the closed state, the output switch 444 connects its first terminal to its second terminal, thereby connecting the node 448 to ground.


The optocoupler 402 therefore generates the output based on ground when the output switch 444 is in the closed state. The output of the optocoupler 402 is therefore a PWM signal that transitions between a voltage based on the first reference voltage 404 and ground based on whether the capacitor is charging or discharging. The control module 220 determines the temperature of the thermistor 140 based on a duty cycle of the PWM signal. The period that the optocoupler 402 generates its output based on ground corresponds to the period to charge the capacitor 420 to the first voltage threshold, which is derived from the second reference voltage 408 using the second voltage divider 440.


Based on the node 448 being grounded, the charge switch 412 is in the closed state (to charge the capacitor 420) and the discharge switch 416 is in the closed state (to prevent discharging of the capacitor 420). The selector 432 also selects the first voltage divider 436 based on ground being present at the node 448. When the voltage of the capacitor 420 is less than the second voltage threshold, the comparator 428 transitions its output from the second state to the first state. This process of switching back and forth between charging and discharging the capacitor 420 continues.


The capacitor 420 discharges to the thermistor 140 and one or more other components of a discharge circuit 452 via the discharge switch 416. For example, the discharge circuit 452 may include one or more protection circuit components 456 and/or other circuit components. The protection circuit components 456 may, for example, limit the discharge period of the capacitor 420 to a predetermined maximum period, such as when the thermistor 140 is cold and the resistance of the thermistor 140 is therefore high in the example of the thermistor 140 being an NTC thermistor.


The resistance of the thermistor 140 varies with temperature measured by the thermistor 140. For example only, the thermistor 140 may measure a DLT of the compressor 102 or another temperature of the system 100. FIG. 6 includes an example graph of thermistor resistance of an NTC thermistor as a function of temperature.


The control module 220 receives the signals from the optocoupler 402. The control module 220 measures the period between when the optocoupler 402 begins generating its output based on the node 448 being connected to the first reference voltage 404 and when the optocoupler 402 next begins generating its output based on the node 448 being connected to ground. This period is the discharge period of the capacitor 420. The control module 220 also measures the period between when the optocoupler 402 begins generating its output based on the node 448 being connected to ground and when the optocoupler 402 next begins generating its output based on the node 448 being connected to the first reference voltage 404. This period is the charging period of the capacitor 420.


A ratio of the charging period of the capacitor 420 to the discharge period of the capacitor 420 is equal to or approximately equal to a ratio of the resistance of the pull-up resistor 424 to the combined resistance of the thermistor 140 and other components of the discharge circuit 452. This equivalence is expressed by the equation below.









Charging





Period


Discharge





Period


=

R

R


(

T


&


O





C

)




,





where Charging Period is the charging period of the capacitor 420, Discharge Period is the discharge period of the capacitor 420, R is the resistance of the pull-up resistor 424 through which the capacitor 420 is charged, and R(T&OC) represents the combined resistance determined based on the resistance of the thermistor 140 (T) and the resistance of the other components (OC) of the discharge circuit 452. This relationship is true for the use of voltage dividers that are balanced, such as the balance of the 0.4× and 0.6× the second reference voltage 408 (relative to 0.5× the second reference voltage 408) provided by the first and second voltage dividers 436 and 440. The present application, however, is also applicable to the use of non-balanced voltage thresholds. In the example of non-balanced voltage thresholds, the right side of the above relationship may be different (e.g., the numerator and denominator may be multiplied by constants) based on the voltage thresholds used.


The resistance of the other components of the discharge circuit 452 is a fixed predetermined resistance. The control module 220 determines the resistance of the thermistor 140 based on the charging period of the capacitor 420, the discharging period of the capacitor 420, and the predetermined resistance of the other components of the discharge circuit 452 by solving the relationship above for the resistance of the thermistor 140.


As stated above, the resistance of the thermistor 140 is related to the temperature measured by the thermistor 140. The control module 220 determines the temperature of the thermistor 140 based on the resistance of the thermistor 140. For example, the control module 220 may determine the temperature of the thermistor 140 using one of a function and a look-up table that relates resistances of the thermistor 140 to temperatures of the thermistor 140. In the example of using a look-up table, the control module 220 may determine the temperature of the thermistor 140 using interpolation (e.g., linear) when the resistance of the thermistor 140 is between entries of the look-up table.


The isolation circuit 260 may also include one or more cutoff switches, such as cutoff switch 460. Protection inputs, such as a low-pressure cutoff signal, a high pressure cutoff signal, and other protection signals may be applied to a control terminal of the cutoff switch 460. When a low-pressure cutoff, a high pressure cutoff, or another protection event is signaled, the cutoff switch 460 connects the node 448 to ground. This clamps the input to the optocoupler 402 to ground. The lack of a PWM like output from the optocoupler 402 may therefore indicate a problem, such as a lack of communication from the optocoupler 402 or a high pressure cutout.


In FIG. 5, a connector 504 connects with the thermistor 140. A connector 508 connects the protection inputs with two cutoff switches, both numbered 460. FIG. 5 also illustrates an example voltage converter 512 that converts the first reference voltage 404 into the second reference voltage 408. As shown in FIG. 5, a positive feedback circuit (e.g., including resistor R119 and capacitor C52) may be provided with the comparator 428. The positive feedback circuit may add hysteresis and prevent frequent and/or improperly timed transitions in the output of the comparator 428.



FIG. 7 is a flowchart including an example method of controlling charging and discharging of the capacitor 420 for sensing a temperature measured using the thermistor 140. Control may begin with 704 where the first voltage threshold is connected to the comparator 428 and the charge switch 412 is operated in the closed state to charge the capacitor 420. Control continues with 708.


At 708, the comparator 428 determines whether the voltage of the capacitor 420 is greater than the first voltage threshold. If 708 is true, control continues with 712. If 708 is false, control remains at 708 and continues to charge the capacitor 420. At 712, the second voltage threshold is connected to the comparator 428. The charge switch 412 is operated in the open state, and the discharge switch 416 is operated in the closed state. The capacitor 420 therefore discharges to the thermistor 140 and other discharge circuit components. At 716, the comparator 428 determines whether the voltage of the capacitor 420 is less than the second voltage threshold. The second voltage threshold is less than the first voltage threshold. If 716 is true, control returns to 704. If 716 is false, control remains at 716 and continues to discharge the capacitor 420.


Control determines the resistance of the thermistor 140 based on the charging period, the discharge period of the capacitor 420, the resistance of the pull-up resistor 424, and the predetermined resistance of the other discharge circuit components. Control may determine the temperature measured by the thermistor 140 based on the resistance of the thermistor 140, based on the ratio of the charging period to the discharge period, or the PWM of the output signal of the isolation circuit 260.



FIG. 8 includes a flowchart depicting an example method of determining the temperature measured by the thermistor 140. Control may begin with 804 where the control module 220 determines whether the output of the optocoupler 402 has transitioned from a second reference potential (e.g., ground) to a first reference potential (e.g., positive voltage). If 804 is true, the control module 220 may reset a timer at 808, and control continues with 812. If 804 is false, control may remain at 804. While the example of waiting at 804 for the output of the optocoupler 402 to transition is provided, control may instead continue with 812.


At 812, the control module 220 may determine whether the output of the optocoupler 402 has transitioned from the first reference potential to the second reference potential. If 812 is false, the control module 220 increments the timer at 816, and control returns to 812. If 812 is true, the control module 220 latches (or stores) the period tracked by the timer as the charging period of the capacitor 420 at 820 and may reset the timer at 820, and control continues with 824.


At 824, the control module 220 determines whether the output of the optocoupler 402 has transitioned from the second reference potential to the first reference potential. If 824 is false, the control module 220 increments the timer at 828, and control returns to 824. If 824 is true, control continues with 832. At 832, the control module 220 latches (or stores) the period tracked by the timer as the discharge period of the capacitor 420. Based on the charging period, the discharge period, the resistance of the pull-up resistor 424, and the predetermined resistance of the other circuit components, the control module 220 may determine the resistance of the thermistor 140 at 836. In various implementations, 836 may be omitted, and the temperature may be determined based on the ratio of the charging period to the discharge period (or the duty cycle of the output of the optocoupler 402). The control module 220 determines the temperature of the thermistor 140 at 840. For example, the control module 220 may determine the temperature of the thermistor 140 based on the resistance of the thermistor 140, the ratio of the charging period to the discharge period, or the duty cycle of the output of the optocoupler 402. While the example of continuing with 836 and 840 are provided, control may return to 808, and the control module 220 may perform 836 and 840 in parallel concurrently with waiting for a next transition.


In FIG. 9, a circuit diagram of an example an isolated supply 1000 is presented. A transformer 1004 provides galvanic isolation. Circuit elements to the left of the transformer 1004 in FIG. 9 are electrically connected to the control module 202, while circuit elements to the right of the transformer 1004 in FIG. 9 are electrically isolated.


The isolated supply 1000 creates the first reference voltage 404, for example the 3.3 Volt supply 1008. As discussed above, the first reference voltage 404 (e.g., the 3.3V supply 1008) is used by the isolation circuit 260. The first reference voltage 404 may also be used by one or more other circuits.


The isolated supply 1000 operates from a 15 Volt DC supply 1012. While the example of the DC supply 1012 being a 15 Volt supply is provided, the DC supply 1012 may supply another suitable voltage. A shunt regulator 1016 maintains a temperature-stable voltage across its terminals. A first resistor 1020 is connected in series between the shunt regulator 1016 and the 15 Volt DC supply 1012. The gate terminal of a switching transistor 1024 (such as an N-channel MOSFET) is connected to the node between the first resistor 1020 and the shunt regulator 1016.


As the current through the first resistor 1020 increases, the voltage drop across the first resistor 1020 increases, thereby pulling down the gate of the switching transistor 1024. A second resistor 1028 is connected between a source terminal of the switching transistor 1024 and the path of the terminal of the shunt regulator 1016. The arrangement of the switching transistor 1024 with the shunt regulator 1016 reduces current spikes that would otherwise be fed toward the transformer 1004.


In order to convert the 15 Volt DC supply 1012 into an alternating waveform that can couple across the transformer 1004, first and second switching devices 1032 and 1036 are alternately controlled to connect either end of a primary winding of the transformer 1004 to ground. With the center tap of the primary winding of the transformer 1004 connected to 15 Volts, a 15 Volt potential is reflected through the transformer 1004 to a pair of rectifier diodes 1040 and 1044.


The first and second switching devices 1032 and 1036 may be toggled by the control module 220. For example, the counter module 220 may include a counter that counts up to a certain integer at a certain frequency. When the counter reaches a predetermined number, one of the first and second switching devices 1032 and 1036 switches is enabled for a certain number of counts, then neither of the first and second switching devices 1032 and 1036 is enabled for a certain number of counts, then the other one of the first and second switching devices 1032 and 1036 is enabled for a certain number of counts.


For example, with a 36 Megahertz (MHz) clock on a counter, the first switching device 1032 may be turned on for the first 8 (eight) counts, neither of the first and second switching devices 1032 and 1036 is turned on for 1 count, then the second switching device 1036 is turned on for 8 counts, and then neither of the first and second switching devices 1032 and 1036 is turned on for 1 count. This dead time (of 1 count) when neither of the first and second switching devices 1032 and 1036 is turned on prevents both ends of the primary winding transformer 1004 from being pulled low at the same time.


This approximately 89 percent duty cycle (or looking at a single switch approximately 44-45 percent duty cycle) is repeated indefinitely by the control module 220 to create the alternating current that passes through the transformer 1004. Because each end of a secondary winding of the transformer 1004 is in turn raised to 15 Volts, the rectifier diodes 1040 and 1044 may be implemented as a pair of diodes as opposed to a bridge. The DC created by the rectifier diodes 1040 and 1044 is filtered by a capacitor 1052.


A buck converter 1056 converts the 15 Volt DC from the rectifier diodes 1040 and 1044 into the first reference voltage 404, the 3.3 Volt supply 1008. Circuit elements 1060 at the output of the buck converter 1056, including a 10 nanofarad capacitor, a diode, an inductor, a resistor divider, and a 15 microfarad capacitor may all be specified according to the datasheet of the buck converter 1056. The first reference voltage 408, such as the 3.3 Volt supply 1008, can then be used by isolated circuits, including the isolation circuit 260 discussed above.


The foregoing description is merely illustrative in nature and is in no way intended to limit the disclosure, its application, or uses. The broad teachings of the disclosure can be implemented in a variety of forms. Therefore, while this disclosure includes particular examples, the true scope of the disclosure should not be so limited since other modifications will become apparent upon a study of the drawings, the specification, and the following claims. It should be understood that one or more steps within a method may be executed in different order (or concurrently) without altering the principles of the present disclosure. Further, although each of the embodiments is described above as having certain features, any one or more of those features described with respect to any embodiment of the disclosure can be implemented in and/or combined with features of any of the other embodiments, even if that combination is not explicitly described. In other words, the described embodiments are not mutually exclusive, and permutations of one or more embodiments with one another remain within the scope of this disclosure.


Spatial and functional relationships between elements (for example, between modules, circuit elements, semiconductor layers, etc.) are described using various terms, including “connected,” “engaged,” “coupled,” “adjacent,” “next to,” “on top of,” “above,” “below,” and “disposed.” Unless explicitly described as being “direct,” when a relationship between first and second elements is described in the above disclosure, that relationship can be a direct relationship where no other intervening elements are present between the first and second elements, but can also be an indirect relationship where one or more intervening elements are present (either spatially or functionally) between the first and second elements. As used herein, the phrase at least one of A, B, and C should be construed to mean a logical (A OR B OR C), using a non-exclusive logical OR, and should not be construed to mean “at least one of A, at least one of B, and at least one of C.”


In the figures, the direction of an arrow, as indicated by the arrowhead, generally demonstrates the flow of information (such as data or instructions) that is of interest to the illustration. For example, when element A and element B exchange a variety of information but information transmitted from element A to element B is relevant to the illustration, the arrow may point from element A to element B. This unidirectional arrow does not imply that no other information is transmitted from element B to element A. Further, for information sent from element A to element B, element B may send requests for, or receipt acknowledgements of, the information to element A.


In this application, including the definitions below, the term “module” or the term “controller” may be replaced with the term “circuit.” The term “module” may refer to, be part of, or include: an Application Specific Integrated Circuit (ASIC); a digital, analog, or mixed analog/digital discrete circuit; a digital, analog, or mixed analog/digital integrated circuit; a combinational logic circuit; a field programmable gate array (FPGA); a processor circuit (shared, dedicated, or group) that executes code; a memory circuit (shared, dedicated, or group) that stores code executed by the processor circuit; other suitable hardware components that provide the described functionality; or a combination of some or all of the above, such as in a system-on-chip.


The module may include one or more interface circuits. In some examples, the interface circuits may include wired or wireless interfaces that are connected to a local area network (LAN), the Internet, a wide area network (WAN), or combinations thereof. The functionality of any given module of the present disclosure may be distributed among multiple modules that are connected via interface circuits. For example, multiple modules may allow load balancing. In a further example, a server (also known as remote, or cloud) module may accomplish some functionality on behalf of a client module.


Some or all hardware features of a module may be defined using a language for hardware description, such as IEEE Standard 1364-2005 (commonly called “Verilog”) and IEEE Standard 1076-2008 (commonly called “VHDL”). The hardware description language may be used to manufacture and/or program a hardware circuit. In some implementations, some or all features of a module may be defined by a language, such as IEEE 1666-2005 (commonly called “SystemC”), that encompasses both code, as described below, and hardware description.


The term code, as used above, may include software, firmware, and/or microcode, and may refer to programs, routines, functions, classes, data structures, and/or objects. The term shared processor circuit encompasses a single processor circuit that executes some or all code from multiple modules. The term group processor circuit encompasses a processor circuit that, in combination with additional processor circuits, executes some or all code from one or more modules. References to multiple processor circuits encompass multiple processor circuits on discrete dies, multiple processor circuits on a single die, multiple cores of a single processor circuit, multiple threads of a single processor circuit, or a combination of the above. The term shared memory circuit encompasses a single memory circuit that stores some or all code from multiple modules. The term group memory circuit encompasses a memory circuit that, in combination with additional memories, stores some or all code from one or more modules.


The term memory circuit is a subset of the term computer-readable medium. The term computer-readable medium, as used herein, does not encompass transitory electrical or electromagnetic signals propagating through a medium (such as on a carrier wave); the term computer-readable medium may therefore be considered tangible and non-transitory. Non-limiting examples of a non-transitory computer-readable medium are nonvolatile memory circuits (such as a flash memory circuit, an erasable programmable read-only memory circuit, or a mask read-only memory circuit), volatile memory circuits (such as a static random access memory circuit or a dynamic random access memory circuit), magnetic storage media (such as an analog or digital magnetic tape or a hard disk drive), and optical storage media (such as a CD, a DVD, or a Blu-ray Disc).


The apparatuses and methods described in this application may be partially or fully implemented by a special purpose computer created by configuring a general purpose computer to execute one or more particular functions embodied in computer programs. The functional blocks and flowchart elements described above serve as software specifications, which can be translated into the computer programs by the routine work of a skilled technician or programmer.


The computer programs include processor-executable instructions that are stored on at least one non-transitory computer-readable medium. The computer programs may also include or rely on stored data. The computer programs may encompass a basic input/output system (BIOS) that interacts with hardware of the special purpose computer, device drivers that interact with particular devices of the special purpose computer, one or more operating systems, user applications, background services, background applications, etc.


The computer programs may include: (i) descriptive text to be parsed, such as HTML (hypertext markup language), XML (extensible markup language), or JSON (JavaScript Object Notation) (ii) assembly code, (iii) object code generated from source code by a compiler, (iv) source code for execution by an interpreter, (v) source code for compilation and execution by a just-in-time compiler, etc. As examples only, source code may be written using syntax from languages including C, C++, C #, Objective-C, Swift, Haskell, Go, SQL, R, Lisp, Java®, Fortran, Perl, Pascal, Curl, OCaml, Javascript®, HTML5 (Hypertext Markup Language 5th revision), Ada, ASP (Active Server Pages), PHP (PHP: Hypertext Preprocessor), Scala, Eiffel, Smalltalk, Erlang, Ruby, Flash®, Visual Basic®, Lua, MATLAB, SIMULINK, and Python®.


None of the elements recited in the claims are intended to be a means-plus-function element within the meaning of 35 U.S.C. § 112(f) unless an element is expressly recited using the phrase “means for,” or in the case of a method claim using the phrases “operation for” or “step for.”

Claims
  • 1. An isolated temperature sensing system, comprising: a thermistor that measures a temperature of a compressor system;an isolation circuit that charges a capacitor, that sets an output signal to a first state during charging of the capacitor, that discharges the capacitor to the thermistor, and that sets the output signal to a second state during discharging of the capacitor to the thermistor,wherein the first state is different than the second state, andwherein the isolation circuit transitions from charging the capacitor to discharging the capacitor when a voltage of the capacitor is greater than a first voltage threshold; anda control module that receives the output signal via an isolation barrier and that determines the temperature of the compressor system based on a ratio of: (i) a first period that the output signal is in the first state to (ii) a second period that the output signal is in the second state.
  • 2. The isolated temperature sensing system of claim 1 wherein the temperature of the compressor system includes a discharge line temperature (DLT) of a compressor.
  • 3. The isolated temperature sensing system of claim 1 further comprising the isolation barrier, wherein the isolation barrier includes an optocoupler.
  • 4. The isolated temperature sensing system of claim 1 wherein the isolation circuit charges the capacitor via a resistor and discharges the capacitor to the thermistor and at least one discharge circuit component.
  • 5. The isolated temperature sensing system of claim 4 wherein the control module determines the temperature of the compressor system further based on a first resistance of the resistor and a second resistance of the at least one discharge circuit component.
  • 6. The isolated temperature sensing system of claim 1 wherein the control module determines the temperature of the compressor system as a function of a duty cycle of the output signal.
  • 7. The isolated temperature sensing system of claim 1 wherein the control module determines the temperature of the compressor system based on a duty cycle of the output signal using a look-up table that relates duty cycles to temperatures.
  • 8. The isolated temperature sensing system of claim 1 wherein the control module determines a resistance of the thermistor based on the ratio and determines the temperature of the compressor system based on the resistance of the thermistor.
  • 9. The isolated temperature sensing system of claim 1 wherein the isolation circuit transitions from discharging the capacitor to charging the capacitor when the voltage of the capacitor is less than a second voltage threshold, wherein the second voltage threshold is less than the first voltage threshold.
  • 10. The isolated temperature sensing system of claim 1 wherein the control module further controls the compressor system based on the temperature.
  • 11. An isolated temperature sensing method, comprising: by a thermistor, measuring a temperature of a compressor system;by an isolation circuit, charging a capacitor, setting an output signal to a first state during charging of the capacitor, transitioning from charging the capacitor to discharging the capacitor when a voltage of the capacitor is greater than a first voltage threshold, discharging the capacitor to the thermistor, and setting the output signal to a second state during discharging of the capacitor to the thermistor,wherein the first state is different than the second state;receiving the output signal via an isolation barrier; anddetermining the temperature of the compressor system based on a ratio of: (i) a first period that the output signal is in the first state to (ii) a second period that the output signal is in the second state.
  • 12. The isolated temperature sensing method of claim 11 wherein the temperature of the compressor system includes a discharge line temperature (DLT) of a compressor.
  • 13. The isolated temperature sensing method of claim 11 wherein the isolation barrier includes an optocoupler.
  • 14. The isolated temperature sensing method of claim 11 wherein: charging includes charging the capacitor via a resistor; anddischarging includes discharging the capacitor to the thermistor and at least one discharge circuit component.
  • 15. The isolated temperature sensing method of claim 14 wherein determining the temperature of the compressor system includes determining the temperature of the compressor system further based on a first resistance of the resistor and a second resistance of the at least one discharge circuit component.
  • 16. The isolated temperature sensing method of claim 11 wherein determining the temperature of the compressor system includes determining the temperature of the compressor system as a function of a duty cycle of the output signal.
  • 17. The isolated temperature sensing method of claim 11 wherein determining the temperature of the compressor system includes determining the temperature of the compressor system based on a duty cycle of the output signal using a look-up table that relates duty cycles to temperatures.
  • 18. The isolated temperature sensing method of claim 11 further comprising determining a resistance of the thermistor based on the ratio, wherein determining the temperature of the compressor system includes determining the temperature of the compressor system based on the resistance of the thermistor.
  • 19. The isolated temperature sensing method of claim 11 further comprising transitioning from discharging the capacitor to charging the capacitor when the voltage of the capacitor is less than a second voltage threshold, wherein the second voltage threshold is less than the first voltage threshold.
  • 20. The isolated temperature sensing method of claim 11 further comprising controlling the compressor system based on the temperature.
CROSS-REFERENCE TO RELATED APPLICATIONS

This application claims the benefit of U.S. Provisional Application No. 62/323,588, filed on Apr. 15, 2016. The entire disclosure of the application referenced above is incorporated herein by reference.

US Referenced Citations (456)
Number Name Date Kind
4388578 Green et al. Jun 1983 A
4437146 Carpenter Mar 1984 A
4504922 Johnson et al. Mar 1985 A
4939473 Eno Jul 1990 A
5367617 Goossen et al. Nov 1994 A
5410360 Montgomery Apr 1995 A
5493101 Innes Feb 1996 A
5506484 Munro et al. Apr 1996 A
5583420 Rice et al. Dec 1996 A
5594635 Gegner Jan 1997 A
5600233 Warren et al. Feb 1997 A
5754036 Walker May 1998 A
5801516 Rice et al. Sep 1998 A
5823004 Polley et al. Oct 1998 A
5903130 Rice et al. May 1999 A
6018200 Anderson et al. Jan 2000 A
6031749 Covington et al. Feb 2000 A
6115051 Simons et al. Sep 2000 A
6137253 Galbiati et al. Oct 2000 A
6158887 Simpson Dec 2000 A
6169670 Okubo et al. Jan 2001 B1
6181587 Kuramoto et al. Jan 2001 B1
6188203 Rice et al. Feb 2001 B1
6215287 Matsushiro et al. Apr 2001 B1
6239523 Janicek et al. May 2001 B1
6249104 Janicek Jun 2001 B1
6281658 Han et al. Aug 2001 B1
6282910 Helt Sep 2001 B1
6295215 Faria et al. Sep 2001 B1
6307759 Inarida et al. Oct 2001 B1
6309385 Simpson Oct 2001 B1
6313602 Arefeen et al. Nov 2001 B1
6384579 Watanabe May 2002 B2
6433504 Branecky Aug 2002 B1
6437997 Inarida et al. Aug 2002 B1
6476663 Gauthier et al. Nov 2002 B1
6483265 Hollenbeck et al. Nov 2002 B1
6498451 Boules et al. Dec 2002 B1
6515437 Zinkler et al. Feb 2003 B1
6556462 Steigerwald et al. Apr 2003 B1
6586904 McClelland et al. Jul 2003 B2
6593881 Vail et al. Jul 2003 B2
6629776 Bell et al. Oct 2003 B2
6693407 Atmur Feb 2004 B2
6693409 Lynch et al. Feb 2004 B2
6710573 Kadah Mar 2004 B2
6717457 Nanba et al. Apr 2004 B2
6737833 Kalman et al. May 2004 B2
6781802 Kato et al. Aug 2004 B2
6801028 Kernahan et al. Oct 2004 B2
6806676 Papiernik et al. Oct 2004 B2
6810292 Rappenecker et al. Oct 2004 B1
6859008 Seibel Feb 2005 B1
6885161 de Nanclares et al. Apr 2005 B2
6885568 Kernahan et al. Apr 2005 B2
6900607 Kleinau et al. May 2005 B2
6902117 Rosen Jun 2005 B1
6906500 Kernahan Jun 2005 B2
6906933 Taimela Jun 2005 B2
6909266 Kernahan et al. Jun 2005 B2
6930459 Fritsch et al. Aug 2005 B2
6949915 Stanley Sep 2005 B2
6952089 Matsuo Oct 2005 B2
6961015 Kernahan et al. Nov 2005 B2
6979967 Ho Dec 2005 B2
6979987 Kernahan et al. Dec 2005 B2
6984948 Nakata et al. Jan 2006 B2
7015679 Ryba et al. Mar 2006 B2
7053569 Takahashi et al. May 2006 B2
7061195 Ho et al. Jun 2006 B2
7068016 Athari Jun 2006 B2
7068191 Kuner et al. Jun 2006 B2
7071641 Arai et al. Jul 2006 B2
7081733 Han et al. Jul 2006 B2
7112940 Shimozono et al. Sep 2006 B2
7135830 El-Ibiary Nov 2006 B2
7148664 Takahashi et al. Dec 2006 B2
7149644 Kobayashi et al. Dec 2006 B2
7154238 Kinukawa et al. Dec 2006 B2
7164590 Li et al. Jan 2007 B2
7176644 Ueda et al. Feb 2007 B2
7180273 Bocchiola et al. Feb 2007 B2
7181923 Kurita et al. Feb 2007 B2
7193383 Sarlioglu et al. Mar 2007 B2
7202626 Jadric et al. Apr 2007 B2
7208891 Jadric et al. Apr 2007 B2
7221121 Skaug et al. May 2007 B2
7239257 Alexander et al. Jul 2007 B1
7256564 MacKay Aug 2007 B2
7274241 Ho et al. Sep 2007 B2
7309977 Gray et al. Dec 2007 B2
7330011 Ueda et al. Feb 2008 B2
7336514 Amarillas et al. Feb 2008 B2
7339346 Ta et al. Mar 2008 B2
7358706 Lys Apr 2008 B2
7359224 Li Apr 2008 B2
7425806 Schnetzka et al. Sep 2008 B2
7459864 Lys Dec 2008 B2
7463006 Ta et al. Dec 2008 B2
7495404 Sarlioglu et al. Feb 2009 B2
7508688 Virolainen Mar 2009 B2
7532491 Lim et al. May 2009 B2
7573275 Inagaki et al. Aug 2009 B2
7592820 Laakso et al. Sep 2009 B2
7598698 Hashimoto et al. Oct 2009 B2
7612522 Williams et al. Nov 2009 B2
7613018 Lim et al. Nov 2009 B2
7616466 Chakrabarti et al. Nov 2009 B2
7633249 Sekimoto et al. Dec 2009 B2
7650760 Nakata et al. Jan 2010 B2
7659678 Maiocchi Feb 2010 B2
7667986 Artusi et al. Feb 2010 B2
7671557 Maeda et al. Mar 2010 B2
7675759 Artusi et al. Mar 2010 B2
7723964 Taguchi May 2010 B2
7750595 Yamada et al. Jul 2010 B2
7771115 Pan Aug 2010 B2
7847507 Wagoner Dec 2010 B2
7880430 Gale et al. Feb 2011 B2
7888922 Melanson Feb 2011 B2
7903441 Chen et al. Mar 2011 B2
7952293 Kelly May 2011 B2
7966079 Graves Jun 2011 B2
7966081 Graves Jun 2011 B2
8032323 Taylor Oct 2011 B2
8040703 Melanson Oct 2011 B2
8044623 Takeuchi et al. Oct 2011 B2
8050063 Wagoner et al. Nov 2011 B2
8054033 Kern et al. Nov 2011 B2
8065023 Graves Nov 2011 B2
8072170 Hwang et al. Dec 2011 B2
8092084 Riddle et al. Jan 2012 B2
8096139 Taras et al. Jan 2012 B2
8120299 Hwang et al. Feb 2012 B2
8130522 Maksimovic Mar 2012 B2
8154230 Kimura Apr 2012 B2
8164292 Park Apr 2012 B2
8169180 Hwang et al. May 2012 B2
8174853 Kane et al. May 2012 B2
8182245 Maeda et al. May 2012 B2
8193756 Jadric et al. Jun 2012 B2
8223508 Baarman et al. Jul 2012 B2
8228700 Yahata et al. Jul 2012 B2
8264192 Green et al. Sep 2012 B2
8264860 Green Sep 2012 B2
8269370 Haga Sep 2012 B2
8278778 Rockenfeller et al. Oct 2012 B2
8288985 Takahashi Oct 2012 B2
8292503 Pan Oct 2012 B2
8299653 Rockenfeller et al. Oct 2012 B2
8305780 Saruwatari et al. Nov 2012 B2
8320145 Horii Nov 2012 B2
8321039 Graves Nov 2012 B2
8335095 Mi et al. Dec 2012 B2
8344638 Shteynberg et al. Jan 2013 B2
8345454 Krolak et al. Jan 2013 B1
8358098 Skinner et al. Jan 2013 B2
8395874 Yamai et al. Mar 2013 B2
8400089 Bonner et al. Mar 2013 B2
8406021 Green Mar 2013 B2
8432108 Kelly et al. Apr 2013 B2
8432713 Popescu et al. Apr 2013 B2
8467197 Perisic et al. Jun 2013 B2
8477514 Artusi et al. Jul 2013 B2
8477517 Joshi Jul 2013 B2
8487601 Saint-Pierre Jul 2013 B2
8493014 Henderson et al. Jul 2013 B2
8508165 Shinomoto et al. Aug 2013 B2
8508166 Marcinkiewicz et al. Aug 2013 B2
8520415 Krishnamoorthy et al. Aug 2013 B1
8520420 Jungreis et al. Aug 2013 B2
8547024 Grotkowski et al. Oct 2013 B2
8547713 Kono et al. Oct 2013 B2
8564982 Song et al. Oct 2013 B2
8582263 Butler Nov 2013 B2
8587962 Perisic et al. Nov 2013 B2
8599577 Kajouke et al. Dec 2013 B2
8614562 Bouchez et al. Dec 2013 B2
8633668 Marcoccia Jan 2014 B2
8638074 Babcock et al. Jan 2014 B2
8648558 Clothier et al. Feb 2014 B2
8657585 Hong et al. Feb 2014 B2
8669805 Serventi et al. Mar 2014 B2
8693228 Matan et al. Apr 2014 B2
8698433 Green Apr 2014 B2
8704409 Owens Apr 2014 B2
8736207 Ritter et al. May 2014 B2
8749222 Williams Jun 2014 B2
8751374 Graves Jun 2014 B2
8760089 Smith Jun 2014 B2
8760096 Inamura et al. Jun 2014 B2
8767418 Jungreis et al. Jul 2014 B2
8773052 Clothier et al. Jul 2014 B2
8796967 Sato Aug 2014 B2
8817506 Shimomugi et al. Aug 2014 B2
8823292 Sumi et al. Sep 2014 B2
8829976 Kuwabara et al. Sep 2014 B2
8836253 Kato et al. Sep 2014 B2
8847503 Chang et al. Sep 2014 B2
8866459 Zilberberg Oct 2014 B2
8884560 Ito Nov 2014 B2
8896248 Becerra et al. Nov 2014 B2
8928262 Chretien Jan 2015 B2
8933654 Chen et al. Jan 2015 B2
8937821 Amano et al. Jan 2015 B2
8941347 Otorii et al. Jan 2015 B2
8941365 Murdock et al. Jan 2015 B2
8976551 Igarashi et al. Mar 2015 B2
9020731 Yamada Apr 2015 B2
9030143 Guzelgunler May 2015 B2
9065365 Omata et al. Jun 2015 B2
9065367 Greetham Jun 2015 B2
9070224 Esfahbod MirHosseinZadeh Sarabi et al. Jun 2015 B1
9071186 Wu et al. Jun 2015 B2
9088232 Marcinkiewicz et al. Jul 2015 B2
9088237 Sanchez et al. Jul 2015 B2
9093941 Lawrence et al. Jul 2015 B2
9100019 Akiyama Aug 2015 B2
9109959 Nieddu et al. Aug 2015 B2
9118260 Gautier et al. Aug 2015 B2
9124095 Barron et al. Sep 2015 B1
9124200 Dai Sep 2015 B2
9130493 Chen et al. Sep 2015 B2
9134183 Jeong et al. Sep 2015 B2
9136757 Arisawa et al. Sep 2015 B2
9136790 Park et al. Sep 2015 B2
9154061 Green et al. Oct 2015 B2
9185768 Navabi-Shirazi et al. Nov 2015 B2
9188491 Pan Nov 2015 B2
9190926 Taguchi Nov 2015 B2
9197132 Artusi et al. Nov 2015 B2
9214881 Sekimoto et al. Dec 2015 B2
9225258 Shimomugi et al. Dec 2015 B2
9225284 Ried Dec 2015 B2
9240739 Fukuta et al. Jan 2016 B2
9246398 Sakakibara et al. Jan 2016 B2
9246418 Becker et al. Jan 2016 B2
9247608 Chitta et al. Jan 2016 B2
9250299 Yarlagadda et al. Feb 2016 B1
9257931 Tooyama et al. Feb 2016 B2
9300241 Becerra et al. Mar 2016 B2
9312780 Taguchi Apr 2016 B2
9322717 Dhaliwal et al. Apr 2016 B1
9322867 Chatroux et al. Apr 2016 B2
9325517 Grohman Apr 2016 B2
9331598 Jeong et al. May 2016 B2
9331614 Becerra et al. May 2016 B2
9387800 Tran Jul 2016 B2
9407093 Cummings Aug 2016 B2
9407135 Kinomura et al. Aug 2016 B2
9419513 Mao et al. Aug 2016 B2
9425610 Nakashita et al. Aug 2016 B2
9431915 Arisawa et al. Aug 2016 B2
9431923 Harada et al. Aug 2016 B2
9438029 Cameron Sep 2016 B2
9444331 Carletti et al. Sep 2016 B2
9461577 Ried Oct 2016 B2
9479070 van der Merwe Oct 2016 B2
9502981 Schaemann et al. Nov 2016 B2
9504105 Ekbote et al. Nov 2016 B2
9560718 Sadwick Jan 2017 B2
9564846 Marcinkiewicz et al. Feb 2017 B2
9564848 Ishizeki et al. Feb 2017 B2
9565731 DeJonge Feb 2017 B2
9577534 Ishizeki et al. Feb 2017 B2
9580858 Maekawa et al. Feb 2017 B2
9581626 Schwind Feb 2017 B2
9595889 Li et al. Mar 2017 B2
9618249 Hatakeyama et al. Apr 2017 B2
9621101 Kane Apr 2017 B2
9625190 Lee et al. Apr 2017 B2
9634602 Hou et al. Apr 2017 B2
9640617 Das et al. May 2017 B2
9641063 Ramabhadran et al. May 2017 B2
9641115 Chretien May 2017 B2
9654048 West et al. May 2017 B2
9667169 Nawa et al. May 2017 B2
9683904 Matsumoto et al. Jun 2017 B2
9692312 Yuasa et al. Jun 2017 B2
9692332 Taoka et al. Jun 2017 B2
9696693 Element Jul 2017 B2
9698768 Leong et al. Jul 2017 B2
9712071 Yuasa et al. Jul 2017 B2
9715913 Yin et al. Jul 2017 B1
9722488 Ishizeki et al. Aug 2017 B2
9732991 An et al. Aug 2017 B2
9741182 Zhu Aug 2017 B2
9742319 Marvelly et al. Aug 2017 B2
9742346 Esnault Aug 2017 B2
9746812 Kosaka Aug 2017 B2
9762119 Kim et al. Sep 2017 B2
9772131 Hatakeyama et al. Sep 2017 B2
9772381 Bock et al. Sep 2017 B2
9780683 Sakakibara et al. Oct 2017 B2
9787175 Phadke Oct 2017 B2
9787246 Tsumura et al. Oct 2017 B2
9791327 Rhee et al. Oct 2017 B2
9800138 Katsumata Oct 2017 B2
9813000 Jabusch et al. Nov 2017 B2
9816743 Nakase et al. Nov 2017 B2
9819294 Park et al. Nov 2017 B2
9823105 Lehmkuhl et al. Nov 2017 B2
9829226 Hatakeyama et al. Nov 2017 B2
9829234 Hatakeyama et al. Nov 2017 B2
9837952 Carcia et al. Dec 2017 B1
9839103 Avrahamy Dec 2017 B2
9852559 Rettig et al. Dec 2017 B2
9853559 Taniguchi et al. Dec 2017 B2
9867263 Avrahamy Jan 2018 B2
9870009 Erwin et al. Jan 2018 B2
9882466 Kondo et al. Jan 2018 B2
9888535 Chitta et al. Feb 2018 B2
9888540 DeJonge Feb 2018 B2
9893522 Wallace et al. Feb 2018 B2
9893603 Nishizawa et al. Feb 2018 B2
9893668 Hart et al. Feb 2018 B2
9899916 Okamura et al. Feb 2018 B2
9929636 Shinomoto et al. Mar 2018 B2
9935569 Tsumura et al. Apr 2018 B2
9935571 Frampton et al. Apr 2018 B2
9941834 Tsukano et al. Apr 2018 B2
9954473 Je et al. Apr 2018 B2
9954475 Cho et al. Apr 2018 B2
9965928 Green May 2018 B2
9973129 Schuster et al. May 2018 B2
9998049 Kashima et al. Jun 2018 B2
10003277 Taguchi et al. Jun 2018 B2
10014858 Flynn et al. Jul 2018 B2
20020085468 Kobayashi Jul 2002 A1
20030021127 Loef et al. Jan 2003 A1
20030117818 Ota Jun 2003 A1
20030218448 Lidak et al. Nov 2003 A1
20040136208 Agarwal et al. Jul 2004 A1
20040183513 Vinciarelli Sep 2004 A1
20050017695 Stanley Jan 2005 A1
20050017699 Stanley Jan 2005 A1
20050028539 Singh et al. Feb 2005 A1
20050068337 Duarte et al. Mar 2005 A1
20050076659 Wallace et al. Apr 2005 A1
20050109047 Park et al. May 2005 A1
20050122082 Eckardt Jun 2005 A1
20060022648 Ben-Yaakov et al. Feb 2006 A1
20060245219 Li Nov 2006 A1
20070012052 Butler Jan 2007 A1
20070036212 Leung et al. Feb 2007 A1
20070217233 Lim et al. Sep 2007 A1
20080000246 Ha Jan 2008 A1
20080104983 Yamai et al. May 2008 A1
20080115512 Rizzo May 2008 A1
20080122418 Briere et al. May 2008 A1
20080272748 Melanson Nov 2008 A1
20080310201 Maksimovic Dec 2008 A1
20090178424 Hwang et al. Jul 2009 A1
20090273297 Kelly Nov 2009 A1
20100067270 Odell Mar 2010 A1
20100117545 Kelly et al. May 2010 A1
20100253295 Tan et al. Oct 2010 A1
20100309700 Maeda et al. Dec 2010 A1
20110012526 Kelly Jan 2011 A1
20110015788 Celik et al. Jan 2011 A1
20110030396 Marcinkiewicz et al. Feb 2011 A1
20110030398 Marcinkiewicz et al. Feb 2011 A1
20110031911 Marcinkiewicz et al. Feb 2011 A1
20110031920 Henderson et al. Feb 2011 A1
20110031942 Green Feb 2011 A1
20110031943 Green Feb 2011 A1
20110034176 Lord et al. Feb 2011 A1
20110141774 Kane et al. Jun 2011 A1
20110164339 Schmid et al. Jul 2011 A1
20110204820 Tikkanen et al. Aug 2011 A1
20110205161 Myers et al. Aug 2011 A1
20110304279 Felty Dec 2011 A1
20120013282 Introwicz Jan 2012 A1
20120075310 Michail et al. Mar 2012 A1
20120153396 Sugiura et al. Jun 2012 A1
20120153916 Weinstein et al. Jun 2012 A1
20120179299 Gyota et al. Jul 2012 A1
20120280637 Tikkanen et al. Nov 2012 A1
20120313646 Nishikawa Dec 2012 A1
20130010508 Courtel Jan 2013 A1
20130020310 Hacham Jan 2013 A1
20130170260 Kitamura et al. Jul 2013 A1
20130182470 Chen et al. Jul 2013 A1
20140001993 Iwata et al. Jan 2014 A1
20140015463 Merkel et al. Jan 2014 A1
20140077770 Omoto et al. Mar 2014 A1
20140091622 Lucas et al. Apr 2014 A1
20140169046 Chen Jun 2014 A1
20140285163 Lin et al. Sep 2014 A1
20140292212 Gray et al. Oct 2014 A1
20150043252 Kuang Feb 2015 A1
20150084563 Lucas et al. Mar 2015 A1
20150109077 Tomimbang Apr 2015 A1
20150191133 Okamura et al. Jul 2015 A1
20150214833 Ramabhadran et al. Jul 2015 A1
20150219503 Yoshida Aug 2015 A1
20150229204 Mao et al. Aug 2015 A1
20150236581 Chen et al. Aug 2015 A1
20150285691 Caffee et al. Oct 2015 A1
20150326107 Hsiao et al. Nov 2015 A1
20150333633 Chen et al. Nov 2015 A1
20150354870 Lee et al. Dec 2015 A1
20150365034 Marcinkiewicz et al. Dec 2015 A1
20160013740 Skinner et al. Jan 2016 A1
20160043632 Tomioka Feb 2016 A1
20160043633 Phadke Feb 2016 A1
20160094039 Winstanley et al. Mar 2016 A1
20160133411 Bock et al. May 2016 A1
20160218624 Ishizeki et al. Jul 2016 A1
20160248365 Ishizeki et al. Aug 2016 A1
20160261217 Tang Sep 2016 A1
20160263331 Nessel et al. Sep 2016 A1
20160268839 Mouridsen Sep 2016 A1
20160268949 Benn Sep 2016 A1
20160268951 Cho et al. Sep 2016 A1
20160320249 Reiman et al. Nov 2016 A1
20160329716 Inoue Nov 2016 A1
20170141709 Fukuda et al. May 2017 A1
20170141717 Winstanley et al. May 2017 A1
20170155347 Park et al. Jun 2017 A1
20170190530 Seki et al. Jul 2017 A1
20170201201 Aoki et al. Jul 2017 A1
20170205103 Newcomb Jul 2017 A1
20170214341 Matthews et al. Jul 2017 A1
20170244325 Carralero et al. Aug 2017 A1
20170264223 Kitano et al. Sep 2017 A1
20170287721 Wood Oct 2017 A1
20170288561 Lemberg et al. Oct 2017 A1
20170300107 Green et al. Oct 2017 A1
20170301192 Green Oct 2017 A1
20170302158 Green Oct 2017 A1
20170302159 Green et al. Oct 2017 A1
20170302160 Marcinkiewicz et al. Oct 2017 A1
20170302161 Green Oct 2017 A1
20170302162 Green Oct 2017 A1
20170302165 Marcinkiewicz et al. Oct 2017 A1
20170302200 Marcinkiewicz Oct 2017 A1
20170302212 Marcinkiewicz et al. Oct 2017 A1
20170302214 Marcinkiewicz et al. Oct 2017 A1
20170317623 Taniguchi et al. Nov 2017 A1
20170317637 VanEyll et al. Nov 2017 A1
20170324362 Colangelo et al. Nov 2017 A1
20170328786 Takechi Nov 2017 A1
20170373629 Shin et al. Dec 2017 A1
20180026544 Baumann et al. Jan 2018 A1
20180034403 Kim et al. Feb 2018 A1
20180062551 Moon et al. Mar 2018 A1
20180073934 Horng et al. Mar 2018 A1
20180076748 Yamasaki et al. Mar 2018 A1
20180082991 Toyoda et al. Mar 2018 A1
20180091075 Musil Mar 2018 A1
20180094512 Sadilek et al. Apr 2018 A1
20180175752 Takeoka et al. Jun 2018 A1
20180180490 Barbier et al. Jun 2018 A1
20180191261 Chung et al. Jul 2018 A1
20180191288 Li et al. Jul 2018 A1
Foreign Referenced Citations (16)
Number Date Country
1051787 May 1991 CN
103822334 May 2014 CN
105078416 Nov 2015 CN
0744816 Nov 1996 EP
1271067 Jan 2003 EP
1641113 Mar 2006 EP
H11237427 Aug 1999 JP
2006134607 May 2006 JP
2010541256 Dec 2010 JP
2011160508 Aug 2011 JP
2015080316 Apr 2015 JP
20040025420 Mar 2004 KR
20130067440 Jun 2013 KR
WO-2007035407 Mar 2007 WO
WO-2010143239 Dec 2010 WO
WO-2011074972 Jun 2011 WO
Non-Patent Literature Citations (85)
Entry
International Search Report regarding International Application No. PCT/US2017/027691, dated Aug. 18, 2017.
Written Opinion of the International Searching Authority regarding International Application No. PCT/US2017/027691, dated Aug. 18, 2017.
International Search Report regarding International Application No. PCT/US2017/027744, dated Aug. 18, 2017.
Written Opinion of the International Searching Authority regarding International Application No. PCT/US2017/027744, dated Aug. 18, 2017.
International Search Report regarding International Application No. PCT/US2017/027738, dated Aug. 18, 2017.
Written Opinion of the International Searching Authority regarding International Application No. PCT/US2017/027738, dated Aug. 18, 2017.
Office Action regarding U.S. Appl. No. 15/419,394, dated Sep. 11, 2017.
International Search Report regarding International Application No. PCT/US2017/027726, dated Sep. 12, 2017.
Written Opinion of the International Searching Authority regarding International Application No. PCT/US2017/027726, dated Sep. 12, 2017.
International Search Report regarding International Application No. PCT/US2017/027729, dated Sep. 13, 2017.
Written Opinion of the International Searching Authority regarding International Application No. PCT/US2017/027729, dated Sep. 13, 2017.
Applicant-Initiated Interview Summary regarding U.S. Appl. No. 15/419,394, dated Oct. 30, 2017.
Interview Summary regarding U.S. Appl. No. 15/419,394 dated Jan. 29, 2018.
Office Action regarding U.S. Appl. No. 15/419,464 dated Dec. 29, 2017.
Office Action regarding U.S. Appl. No. 15/419,394, dated Dec. 7, 2017.
Office Action regarding U.S. Appl. No. 15/419,423 dated Jan. 8, 2018.
Office Action regarding U.S. Appl. No. 15/487,201 dated Jan. 9, 2018.
Advisory Action regarding U.S. Appl. No. 15/419,394 dated Mar. 12, 2018.
Applicant-Initiated Interview Summary regarding U.S. Appl. No. 15/487,201 dated Mar. 5, 2018.
Interview Summary regarding U.S. Appl. No. 15/419,423 dated Feb. 21, 2018.
Notice of Allowance regarding U.S. Appl. No. 15/430,978 dated Feb. 22, 2018.
Restriction Requirement regarding U.S. Appl. No. 15/487,226 dated Mar. 12, 2018.
Applicant-Initiated Interview Summary regarding U.S. Appl. No. 15/487,027 dated Jun. 21, 2018.
Applicant-Initiated Interview Summary regarding U.S. Appl. No. 15/487,101 dated Jun. 21, 2018.
Applicant-Initiated Interview Summary regarding U.S. Appl. No. 15/487,201 dated May 30, 2018.
Non-Final Office Action regarding U.S. Appl. No. 15/487,226 dated May 16, 2018.
Notice of Allowance regarding U.S. Appl. No. 15/419,394 dated Jul. 20, 2018.
Notice of Allowance regarding U.S. Appl. No. 15/419,394 dated May 11, 2018.
Notice of Allowance regarding U.S. Appl. No. 15/419,464 dated May 11, 2018.
Notice of Allowance regarding U.S. Appl. No. 15/487,201 dated Jul. 20, 2018.
Restriction Requirement regarding U.S. Appl. No. 15/487,175 dated May 16, 2018.
Final Office Action regarding U.S. Appl. No. 15/487,201 dated Apr. 19, 2018.
Non-Final Office Action regarding U.S. Appl. No. 15/419,423 dated May 14, 2018.
Non-Final Office Action regarding U.S. Appl. No. 15/487,101 dated Apr. 9, 2018.
Restriction Requirement regarding U.S. Appl. No. 15/487,151 dated Apr. 5, 2018.
International Search Report regarding International Application No. PCT/US2017/027710, dated Sep. 20, 2017.
Written Opinion of the International Searching Authority regarding International Application No. PCT/US2017/027710, dated Sep. 20, 2017.
Amit Kumar Sinha et al. “SEPIC Based PFC Converter for PMBLDCM Drive in Air Conditioning System.” International Journal of Advanced Computer Research, vol. 3, No. 1, Issue 8. Mar. 2013.
International Search Report regarding International Application No. PCT/US2017/027721, dated Sep. 20, 2017.
Written Opinion of the International Searching Authority regarding International Application No. PCT/US2017/027721, dated Sep. 20, 2017.
International Search Report regarding International Application No. PCT/US2017/027699, dated Sep. 20, 2017.
Written Opinion of the International Searching Authority regarding International Application No. PCT/US2017/027699, dated Sep. 20, 2017.
Applicant-Initiated Interview Summary regarding U.S. Appl. No. 15/487,101 dated Jan. 13, 2019.
EPO Communication regarding Rules 161/162 for related PCT Application No. US2017027691 dated Nov. 23, 2018.
Non-Final Office Action regarding U.S. Appl. No. 15/419,423 dated Jan. 29, 2019.
Non-Final Office Action regarding U.S. Appl. No. 15/487,175 dated Jan. 10, 2019.
Non-Final Office Action regarding U.S. Appl. No. 15/487,226 dated Jan. 7, 2019.
Notice of Allowance regarding U.S. Appl. No. 15/943,660 dated Jan. 25, 2019.
Applicant-Initiated Interview Summary regarding U.S. Appl. No. 15/419,423 dated Aug. 9, 2018.
Applicant-Initiated Interview Summary regarding U.S. Appl. No. 15/419,423 dated Dec. 12, 2018.
Corrected Notice of Allowability regarding U.S. Appl. No. 15/419,394 dated Sep. 10, 2018.
Final Office Action regarding U.S. Appl. No. 15/487,101 dated Nov. 14, 2018.
Non-Final Office Action regarding U.S. Appl. No. 15/419,423 dated Oct. 11, 2018.
Notice of Allowance regarding U.S. Appl. No. 15/419,394 dated Aug. 27, 2018.
Notice of Allowance regarding U.S. Appl. No. 15/419,464 dated Sep. 24, 2018.
Notice of Allowance regarding U.S. Appl. No. 15/487,027 dated Oct. 2, 2018.
Notice of Allowance regarding U.S. Appl. No. 15/487,151 dated Oct. 25, 2018.
Notice of Allowance regarding U.S. Appl. No. 15/487,175 dated Oct. 3, 2018.
U.S. Appl. No. 15/419,394, filed Jan. 30, 2017, Charles E. Green.
U.S. Appl. No. 15/419,464, filed Jan. 30, 2017, Charles E. Green.
U.S. Appl. No. 15/487,027, filed Apr. 13, 2017, Joseph G. Marcinkiewicz.
U.S. Appl. No. 15/487,101, filed Apr. 13, 2017, Joseph G. Marcinkiewicz.
U.S. Appl. No. 15/487,151, filed Apr. 13, 2017, Charles E. Green.
U.S. Appl. No. 15/943,660, filed Apr. 2, 2018, Charles E. Green.
Applicant-Initiated Interview Summary regarding U.S. Appl. No. 15/419,423 dated Mar. 28, 2019.
Non-Final Office Action regarding U.S. Appl. No. 15/419,423 dated May 23, 2019.
Notice of Allowance regarding U.S. Appl. No. 15/419,394 dated Jan. 11, 2019.
Notice of Allowance regarding U.S. Appl. No. 15/487,101 dated Feb. 1, 2019.
Notice of Allowance regarding U.S. Appl. No. 15/487,151 dated Jan. 9, 2019.
Notice of Allowance regarding U.S. Appl. No. 15/943,660 dated May 22, 2019.
Notice of Allowance regarding U.S. Appl. No. 15/419,464 dated Jan. 25, 2019.
Notice of Allowance regarding U.S. Appl. No. 15/487,027 dated Jan. 25, 2019.
Advisory Action regarding U.S. Appl. No. 15/487,175 dated Oct. 24, 2019.
Advisory Action regarding U.S. Appl. No. 15/419,423 dated Nov. 21, 2019.
Applicant-Initiated Interview Summary regarding U.S. Appl. No. 15/419,423 dated Aug. 1, 2019.
Final Office Action regarding U.S. Appl. No. 15/419,423 dated Aug. 30, 2019.
Final Office Action regarding U.S. Appl. No. 15/487,175 dated Jul. 29, 2019.
Final Office Action regarding U.S. Appl. No. 15/487,226 dated Jul. 9, 2019.
Non-Final Office Action regarding U.S. Appl. No. 16/43,548 dated Sep. 30, 2019.
U.S. Appl. No. 15/419,423, filed Jan. 30, 2017, Charles E. Green.
U.S. Appl. No. 15/487,175, filed Apr. 13, 2017, Joseph G. Marcinkiewicz.
U.S. Appl. No. 15/487,226, filed Apr. 13, 2017, Joseph G. Marcinkiewicz.
U.S. Appl. No. 16/433,548, filed Jun. 6, 2019, Joseph G. Marcinkiewicz.
U.S. Appl. No. 16/595,277, filed Oct. 7, 2019, Charles E. Green.
First Office Action for Chinese Application No. CN201780029917.6 dated Jan. 20, 2020. Translation provided.
Related Publications (1)
Number Date Country
20170299444 A1 Oct 2017 US
Provisional Applications (1)
Number Date Country
62323588 Apr 2016 US