Patent Application
20130085741
A portion of the disclosure of this document may contain material subject to copyright protection. Certain marks referenced herein may be common law or registered trademarks of the applicant, the assignee or third parties affiliated or unaffiliated with the applicant or the assignee. Use of these marks is for providing an enabling disclosure by way of example and shall not be construed to exclusively limit the scope of the disclosed subject matter to material associated with such marks.
The disclosed subject matter relates generally to test planning for monitoring system behavior.
Model based techniques may be used for generating tests for verifying the behavior of a computing system. Traditionally, a model includes a set of attributes in addition to values for the attributes and corresponding restrictions on said values or value combinations. The set of valid value combinations defines the space to be tested. In a test design that is based on Cartesian product modeling, the test space is selected so that it covers all possible combinations of n number of variables that are not ruled out by restrictions.
The size of a Cartesian product based model is the product of the number of values for each attribute (i.e., A1*A2* . . . *An), where An represents the number of valid values for the nth attribute. One would appreciate that the size of the model can become prohibitively large, depending on the number of attributes, the possible number of values assigned to each attribute and the restrictions used to define complex attribute relationships. A test planning scheme is desirable that helps select a subset of tests in a test suite that effectively and efficiently cover the interesting test scenarios.
For purposes of summarizing, certain aspects, advantages, and novel features have been described herein. It is to be understood that not all such advantages may be achieved in accordance with any one particular embodiment. Thus, the disclosed subject matter may be embodied or carried out in a manner that achieves or optimizes one advantage or group of advantages without achieving all advantages as may be taught or suggested herein.
In accordance with one embodiment, a method for refining a test plan is provided. The method comprises defining a coverage model including: one or more variables, wherein respective values for the variables are assigned, and one or more definitions for value combinations for said variables with assigned values, wherein zero or more of said value combinations are defined according to one or more restrictions for the purpose of generating a test plan to test a system for which the coverage model is constructed; determining zero or more uncovered value combinations in the test plan; and providing means to update the test plan to cover at least an uncovered value combinations.
In accordance with one or more embodiments, a system comprising one or more logic units is provided. The one or more logic units are configured to perform the functions and operations associated with the above-disclosed methods. In yet another embodiment, a computer program product comprising a computer readable storage medium having a computer readable program is provided. The computer readable program when executed on a computer causes the computer to perform the functions and operations associated with the above-disclosed methods.
One or more of the above-disclosed embodiments in addition to certain alternatives are provided in further detail below with reference to the attached figures. The disclosed subject matter is not, however, limited to any particular embodiment disclosed.
The disclosed embodiments may be better understood by referring to the figures in the attached drawings, as provided below.
Features, elements, and aspects that are referenced by the same numerals in different figures represent the same, equivalent, or similar features, elements, or aspects, in accordance with one or more embodiments.
In the following, numerous specific details are set forth to provide a thorough description of various embodiments. Certain embodiments may be practiced without these specific details or with some variations in detail. In some instances, certain features are described in less detail so as not to obscure other aspects. The level of detail associated with each of the elements or features should not be construed to qualify the novelty or importance of one feature over the others.
In accordance with one or more embodiments, a coverage model is implemented to test a target system. The model defines variables (i.e., attributes), possible values for the variables, and conditions or restrictions indicating when values for one or more variables or value combinations for a plurality of variables are valid or invalid. The set of valid value combinations defines the coverage model. The test space may be defined by the product (e.g., the Cartesian product) of variable values, taking into account the dictated conditions or restrictions. The size of the test space is approximately proportional to the product of the number of values that can be assigned to each variable.
In one implementation, complexity associated with verification of the test space may be reduced by, for example, narrowing the test space by way of defining additional test coverage conditions, restrictions or requirements. In one embodiment, the test space may be reduced by relaxing the requirement to cover all the combinations of all the variables to a requirement to cover a selected subset of the Cartesian product. For example, given a Cartesian product based model with n variables, a combinatorial algorithm may be used to find a subset of valid combinations in the test space that covers possible combinations of every m variables, wherein m defines a certain interaction level.
The interaction level, depending on implementation, refers to the coverage of the selected subset of the test space, wherein the test space covers the possible combinations of m number of variables in the set defined by the respective coverage model—m is less than or equal to the total number of variables n in the model. As an example, interaction level two (also referred to as a pair-wise interaction) means that, for every two variables, all valid value combinations appear in the selected subset of the test space. Empirical evidence has shown that most bugs depend on interactions between a small number of variables. Testing such interactions leads to detecting a majority of bugs in a system.
In one embodiment, the combinatorial algorithm utilized to provide an m-way combination of values may be used to find a valid set of values for the target variables such that the found set contributes the most to the remaining uncovered combinations (i.e., holes). After applying the combinatorial algorithm to the coverage model with an interaction level m, the resulting test plan may include the valid value tuples of size m, wherein each tuple represents a test (e.g., a combination of variable values) in the test plan.
Referring to
Referring to
In the following, the above methods are disclosed in further detail by way of example as applicable to one or more sample embodiments illustrated in
Referring to the example interface shown in
In the top-right area of the user interface, the holes in the current test plan are displayed, where value combinations that are not covered for the two attributes “availability” and “carrier” are listed. For example, the first row indicates that the tuples represented by the pair-wise combinations (Discontinued, Fedex), (noSuchProduct, UPS), (NosuchProduct, Fedex) are not covered in the current test plan. Similarly, there are 8 other sets of pairs of attributes (tabs 2.1 and 2.3 to 2.9) for which not all values are covered under the current test. In total, 14 holes are reported, indicating that 14 out of 101 total valid pairs remain uncovered. At the bottom area, the current designated interaction coverage requirements (e.g., cover every two attributes) for the test plan are displayed. The user may also choose to change the coverage requirements, and get immediate feedback on any changes to the holes in the test plan.
Advantageously, in one or more embodiment, when the current test plan changes (i.e., the number or nature of tests defined in the left area) and thus causes a change in test coverage, the result of the change is directly reflected in relation with the change in the hole coverage (i.e., the list of holes in the right area). In other words, if adding or removing a test from the test plan in the left area, for example, results in introduction or removal of a new hole, then the list in the right area is updated, and vice versa. That is, optionally, there is an implementation for dynamic synchronization during test planning, so that the changes to the test plan and the resulting holes are displayed in real time.
Having the benefit of the noted real time synchronization, a user such as a test planner or a programmable machine may decide to perform different operations. For example, a hole or set of holes shown in the right area may be selected with a request for the test plan to be updated to cover the selected holes. The user may request that the fewest possible number of tests to be added to the test plan to cover as many uncovered holes as possible. In the interface shown in
Referring to
In one embodiment, same or similar views as those suggested above by way of example may be used for displaying holes in the current test plans or holes that will be introduced by removing selected tests, where the latter holes are distinguishable from the former by way of application of distinctive visual effects or user interface features (e.g., using a different color, highlighting, bolding, italics, etc.) or other suitable means that achieve the same or similar results.
Referring to
Furthermore, in one embodiment, additional optional features may be provided to allow a user to designate the importance of one or more selected combinations or indicating the maximum number of test to be added that cover as many of the selected variable value combinations as possible. In the example shown in
Referring back to
Using the above features, a user may generate a test plan that supplies 100% pairwise coverage, and at the same time view any gaps in coverage for three-way (i.e., interaction level three) variable value combinations in the test. Then, using the provided features above, the user may refine the test plan in order to cover certain holes in the three-way variable value combinations. This allows the user to take educated decisions about limiting, or reducing, the size of a test plan. The user may add, update or remove tests from a test plan, or limit the number of tests the test plan may include according to a set of coverage priorities, for example, with continuous and immediate feedback of the potential coverage holes that may be generated as the result of newly introduced changes to the test plan.
In one embodiment, feedback may include more than the holes that will be generated by the changes, to cover also the holes that will be covered by the changes (e.g., by adding or modifying tests, either manually or via the tool). In one example embodiment, the feedback in the latter case may be provided, for example, by a strike through of the covered holes.
In one embodiment, while working on a test plan, a user may interact with a user interface feature (not shown) to take a snapshot of the current state of coverage so that the user is able to later compare different versions of coverage achieved at different states. For example, an optional “duplicate” button may be implemented in the user interface such that the user interaction with the “duplicate” button results in the duplication of the view presented to the user at that time. The duplicated view may be saved for comparison with another view at a later time.
It is noteworthy that the above disclosed scenarios, methods, implementations and embodiments are provided by way of example. Thus, depending on implementation, optional variables and functions may be utilized to address alternative objectives in configuring a test space. As such, the above examples, embodiments and implementations should not be construed as limiting the scope of the claimed subject matter to the disclosed aspects or details.
In different embodiments, the claimed subject matter may be implemented as a combination of both hardware and software elements, or alternatively either entirely in the form of hardware or entirely in the form of software. Further, computing systems and program software disclosed herein may comprise a controlled computing environment that may be presented in terms of hardware components or logic code executed to perform methods and processes that achieve the results contemplated herein. Said methods and processes, when performed by a general purpose computing system or machine, convert the general purpose machine to a specific purpose machine.
Referring to
Referring to
A computer readable storage medium may be an electronic, magnetic, optical, electromagnetic, infrared, or semiconductor medium, system, apparatus or device. The computer readable storage medium may also be implemented in a propagation medium, without limitation, to the extent that such implementation is deemed statutory subject matter. Examples of a computer readable storage medium may include a semiconductor or solid-state memory, magnetic tape, a removable computer diskette, a random access memory (RAM), a read-only memory (ROM), a rigid magnetic disk, an optical disk, or a carrier wave, where appropriate. Current examples of optical disks include compact disk, read only memory (CD-ROM), compact disk read/write (CD-R/W), digital video disk (DVD), high definition video disk (HD-DVD) or Blue-ray™ disk.
In one embodiment, processor 1101 loads executable code from storage media 1106 to local memory 1102. Cache memory 1104 optimizes processing time by providing temporary storage that helps reduce the number of times code is loaded for execution. One or more user interface devices 1105 (e.g., keyboard, pointing device, etc.) and a display screen 1107 may be coupled to the other elements in the hardware environment 1110 either directly or through an intervening I/O controller 1103, for example. A communication interface unit 1108, such as a network adapter, may be provided to enable the hardware environment 1110 to communicate with local or remotely located computing systems, printers and storage devices via intervening private or public networks (e.g., the Internet). Wired or wireless modems and Ethernet cards are a few of the exemplary types of network adapters.
It is noteworthy that hardware environment 1110, in certain implementations, may not include some or all the above components, or may comprise additional components to provide supplemental functionality or utility. Depending on the contemplated use and configuration, hardware environment 1110 may be a desktop or a laptop computer, or other computing device optionally embodied in an embedded system such as a set-top box, a personal digital assistant (PDA), a personal media player, a mobile communication unit (e.g., a wireless phone), or other similar hardware platforms that have information processing or data storage capabilities.
In some embodiments, communication interface 1108 acts as a data communication port to provide means of communication with one or more computing systems by sending and receiving digital, electrical, electromagnetic or optical signals that carry analog or digital data streams representing various types of information, including program code. The communication may be established by way of a local or a remote network, or alternatively by way of transmission over the air or other medium, including without limitation propagation over a carrier wave.
As provided here, the disclosed software elements that are executed on the illustrated hardware elements are defined according to logical or functional relationships that are exemplary in nature. It should be noted, however, that the respective methods that are implemented by way of said exemplary software elements may be also encoded in said hardware elements by way of configured and programmed processors, application specific integrated circuits (ASICs), field programmable gate arrays (FPGAs) and digital signal processors (DSPs), for example.
Referring to
In other words, application software 1122 may be implemented as program code embedded in a computer program product in form of a computer-usable or computer readable storage medium that provides program code for use by, or in connection with, a computer or any instruction execution system. Moreover, application software 1122 may comprise one or more computer programs that are executed on top of system software 1121 after being loaded from storage media 1106 into local memory 1102. In a client-server architecture, application software 1122 may comprise client software and server software. For example, in one embodiment, client software may be executed on a client computing system that is distinct and separable from a server computing system on which server software is executed.
Software environment 1120 may also comprise browser software 1126 for accessing data available over local or remote computing networks. Further, software environment 1120 may comprise a user interface 1124 (e.g., a graphical user interface (GUI)) for receiving user commands and data. It is worthy to repeat that the hardware and software architectures and environments described above are for purposes of example. As such, one or more embodiments may be implemented over any type of system architecture, functional or logical platform or processing environment.
It should also be understood that the logic code, programs, modules, processes, methods and the order in which the respective processes of each method are performed are purely exemplary. Depending on implementation, the processes or any underlying sub-processes and methods may be performed in any order or concurrently, unless indicated otherwise in the present disclosure. Further, unless stated otherwise with specificity, the definition of logic code within the context of this disclosure is not related or limited to any particular programming language, and may comprise one or more modules that may be executed on one or more processors in distributed, non-distributed, single or multiprocessing environments.
As will be appreciated by one skilled in the art, a software embodiment may include firmware, resident software, micro-code, etc. Certain components including software or hardware or combining software and hardware aspects may generally be referred to herein as a “circuit,” “module” or “system.” Furthermore, the subject matter disclosed may be implemented as a computer program product embodied in one or more computer readable storage medium(s) having computer readable program code embodied thereon. Any combination of one or more computer readable storage medium(s) may be utilized. The computer readable storage medium may be a computer readable signal medium or a computer readable storage medium. A computer readable storage medium may be, for example, but not limited to, an electronic, magnetic, optical, electromagnetic, infrared, or semiconductor system, apparatus, or device, or any suitable combination of the foregoing.
In the context of this document, a computer readable storage medium may be any tangible medium that can contain, or store a program for use by or in connection with an instruction execution system, apparatus, or device. A computer readable signal medium may include a propagated data signal with computer readable program code embodied therein, for example, in baseband or as part of a carrier wave. Such a propagated signal may take any of a variety of forms, including, but not limited to, electro-magnetic, optical, or any suitable combination thereof. A computer readable signal medium may be any computer readable medium that is not a computer readable storage medium and that can communicate, propagate, or transport a program for use by or in connection with an instruction execution system, apparatus, or device.
Program code embodied on a computer readable storage medium may be transmitted using any appropriate medium, including but not limited to wireless, wireline, optical fiber cable, RF, etc., or any suitable combination of the foregoing. Computer program code for carrying out the disclosed operations may be written in any combination of one or more programming languages, including an object oriented programming language such as Java, Smalltalk, C++ or the like and conventional procedural programming languages, such as the “C” programming language or similar programming languages.
The program code may execute entirely on the user's computer, partly on the user's computer, as a stand-alone software package, partly on the user's computer and partly on a remote computer or entirely on the remote computer or server. In the latter scenario, the remote computer may be connected to the user's computer through any type of network, including a local area network (LAN) or a wide area network (WAN), or the connection may be made to an external computer (for example, through the Internet using an Internet Service Provider).
Certain embodiments are disclosed with reference to flowchart illustrations and/or block diagrams of methods, apparatus (systems) and computer program products according to embodiments. It will be understood that each block of the flowchart illustrations and/or block diagrams, and combinations of blocks in the flowchart illustrations and/or block diagrams, can be implemented by computer program instructions. These computer program instructions may be provided to a processor of a general purpose computer, special purpose computer, or other programmable data processing apparatus to produce a machine, such that the instructions, which execute via the processor of the computer or other programmable data processing apparatus, create means for implementing the functions/acts specified in the flowchart and/or block diagram block or blocks.
These computer program instructions may also be stored in a computer readable storage medium that can direct a computer, other programmable data processing apparatus, or other devices to function in a particular manner, such that the instructions stored in the computer readable storage medium produce an article of manufacture including instructions which implement the function/act specified in the flowchart and/or block diagram block or blocks.
The computer program instructions may also be loaded onto a computer, other programmable data processing apparatus, or other devices to cause a series of operational steps to be performed on the computer, other programmable apparatus or other devices to produce a computer implemented process such that the instructions which execute on the computer or other programmable apparatus provide processes for implementing the functions/acts specified in the flowchart and/or block diagram block or blocks.
The flowchart and block diagrams in the figures illustrate the architecture, functionality, and operation of possible implementations of systems, methods and computer program products according to various embodiments. In this regard, each block in the flowchart or block diagrams may represent a module, segment, or portion of code, which comprises one or more executable instructions for implementing the specified logical function(s). It should also be noted that, in some alternative implementations, the functions noted in the block may occur out of the order noted in the figures.
For example, two blocks shown in succession may, in fact, be executed substantially concurrently, or the blocks may sometimes be executed in the reverse order, depending upon the functionality involved. It will also be noted that each block of the block diagrams and/or flowchart illustration, and combinations of blocks in the block diagrams and/or flowchart illustration, can be implemented by special purpose hardware-based systems that perform the specified functions or acts, or combinations of special purpose hardware and computer instructions.
The claimed subject matter has been provided here with reference to one or more features or embodiments. Those skilled in the art will recognize and appreciate that, despite of the detailed nature of the exemplary embodiments provided here, changes and modifications may be applied to said embodiments without limiting or departing from the generally intended scope. These and various other adaptations and combinations of the embodiments provided here are within the scope of the disclosed subject matter as defined by the claims and their full set of equivalents.
