1. Field
The present disclosure relates to resource management of memory using information regarding the physical state of the memory device(s), and, more specifically, to attempting to reduce the heat dissipation of a memory device by managing the contents of the memory device.
2. Background Information
Currently most electrical devices generate heat during operation. Memory devices generate heat when data is read from or written to the device. Typically the heat generated by such accesses is minimal. Usually, the data stored in each memory element is accessed so infrequently that any generated heat has the opportunity to dissipate before the next access generates additional heat. However, when a particular memory element is accessed frequently, the generated heat may build-up and become noticeable. This heat build-up may then cause undesirable effects.
Typically in modern processing systems very little thought is given to the heat generated and dissipated by the system memory devices. If any technique is used to manage the heat generated by these devices, if often occurs in one of two ways.
In one known technique, a heat sink or heat spreader is attached to the memory device. The heat spreader is typically a piece of metal or other thermally conductive material that facilitates the transfer of heat from the memory element to the ambient environment, typically air or fluid, if water-cooled. In some cases a fan or pump may be employed to provide circulation of the ambient environment.
In another technique, thermal monitoring may be used to determine when the memory element is overheating, or has otherwise reached a thermal limit. Upon reaching this limit, a system may typically throttle memory access, which decreases performance.
Subject matter is particularly pointed out and distinctly claimed in the concluding portions of the specification. The claimed subject matter, however, both as to organization and the method of operation, together with objects, features and advantages thereof, may be best understood by a reference to the following detailed description when read with the accompanying drawings in which:
In the following detailed description, numerous details are set forth in order to provide a thorough understanding of the present claimed subject matter. However, it will be understood by those skilled in the art that the claimed subject matter may be practiced without these specific details. In other instances, well-known methods, procedures, components, and circuits have not been described in detail so as to not obscure the claimed subject matter.
In this context, a “memory element” is any memory device of various size. The term includes the terms, such as, for example, “memory chip,” “memory module,” and “memory bank.”
In this context, “memory chip” is defined as an integrated chip comprising several memory locations. A memory chip is typically, but not limited to, being comprised of Dynamic Random Access Memory (DRAM), Static Random Access Memory (SRAM), Flash memory, Read-Only Memory (ROM) or another form of memory.
In this context, “memory module” is defined as device comprising, typically, multiple memory chips arranged to facility access to the memory chips. A memory module is often, but not necessarily, a small circuit board carrying several memory chips.
In this context, “memory bank” is defined as a portion of a system that includes slots, or other connections, for memory modules. Typically memory banks are organized into units representing the minimum or maximum number of memory chips the system is designed to allow to operate in tandem.
Block 120 illustrates that it may be determined how to reallocate the contents of the memory in order to at least in part ameliorate the undesirable effect. It is contemplated that, in one embodiment, the contents of the memory may be moved or copied from a comparatively large portion of memory to a plurality of comparatively smaller memory portions. It is contemplated that by spreading the contents of the memory portion from one memory element to multiple memory elements the undesirable effect may be reduced or avoided.
For example, in one embodiment, if the undesirable effect is excessive heat generation, by moving the contents of the memory portion to multiple memory elements, the heat generated by access to that memory portion will be spread across the multiple elements as opposed to concentrated at the single original memory element.
In another illustrative embodiment, if the undesirable effect is reduced performance, by moving the contents of the memory portion to multiple memory elements, the memory elements may be accessed in parallel or a quicker fashion and performance may be increased. However, these are merely two illustrative embodiments and other embodiments are contemplated and within the scope of the disclosed subject matter.
Blocks 133, 135, & 138 illustrate that, in one embodiment, an attempt may be made to minimize the number of levels of memory hierarchy that are affected by the reallocation. Block 133 illustrates that an attempt may be made to ameliorate the undesirable effect by merely reallocating the contents of the memory portion from one memory chip to multiple memory chips. Block 135 illustrates a similar concept but at the memory module level, i.e. reallocating the memory portion from one memory module to multiple memory modules. Block 138 illustrates a similar concept but at the memory bank level, i.e. reallocating the memory portion from one memory bank to multiple memory banks. It is understood that multiple reallocation techniques and preferences may be used and are within the scope of the disclosed subject matter.
Block 140 illustrates that the contents of the targeted memory portion may be reallocated amongst memory elements. In one embodiment, Block 150 illustrates that the contents of a sub-portion of the affected memory portion may be copied to a new location. Block 160 illustrates that this may occur until all desired sub-portions of the affected memory portion is copied.
Memory state 350 illustrates that the contents of memory portion 340 have been moved from memory element 320. The memory portion 340 has been sub-divided into three sub-portions 360, 370, & 380. These three sub-portions have been moved to memory elements 310, 320, & 330, respectively. It is contemplated that in one embodiment, the memory portions may have been copied from portion 340, allowing portion 340 to be accessed while the copying operations took place, or in another embodiment, it is contemplated that normal access to portion 340 was halted and the portions were moved; however, other reallocation techniques are contemplated and within the scope of the disclosed matter.
It is also understood that while
Returning to
Block 245 illustrates that the reallocation process may be carried out for each affect device in the memory RAID. It is contemplated that in one embodiment, the redundancy of the array may be affected while first one memory device is reallocated than another, and so forth. In one embodiment, the array may be inaccessible during the reallocation process.
Memory state 450 illustrates that, in one embodiment, memory device 402 may undergo reallocation first. Memory portion 442 may be moved or copied from memory element 422 to memory sub-portions 462, 472, & 482 on memory elements 412, 422, & 432, respectively. During this time, it is contemplated that access to the array may be, for example, limited in the entirety, limited to read-only access for the array, or not restricted at all; however, these are merely a few non-limiting examples.
Memory state 490 illustrates that both memory devices have completed the reallocation process and are once again in-sync, as dictated by the RAID 1 standard. The memory portion 441 of memory device 401 has been reallocated to sub-portions 481, 471, & 461 on memory elements 431, 421, & 411, respectively. It is contemplated that in one embodiment, if any access restrictions were placed upon the RAID system during the reallocation process those restrictions may be lifted when memory state 490 is reached.
It is contemplated that in one embodiment, the memory portions may have been copied from portions 441 & 442, allowing one or both portions to be accessed while the copying operations took place, or in another embodiment, it is contemplated that normal access to portions 441 & 442 were halted and the portions were moved; however, other reallocation techniques are contemplated and within the scope of the disclosed matter.
It is also understood that while
Condition Detector 510 may be capable of detecting that a condition exists in memory 540 that may result in an undesired effect, as illustrated by Block 110 of
In another embodiment, the apparatus may also include a Virtual Memory Map 530. This map may be a table that facilitates the conversion of virtual memory addresses to physical memory addresses. It is contemplated that this Virtual Memory Map may, in one embodiment, be different from the system level virtual memory map. It is also contemplated that the system level memory map may map system level virtual memory addresses to apparatus level memory addresses, which are then in turned mapped to physical address by Virtual Memory Map 530. It is contemplated that this double indirection may occur with or without the knowledge of the system. However, this is merely one embodiment, and other embodiments are within the scope of the disclosed subject matter.
System 500 may include apparatus 501, a processor 590, and a memory controller 580. In one embodiment, the processor may be capable of processing instructions and/or data stored in memory 540. In one embodiment, the memory controller may be capable of controlling the processor's access to the memory. In one embodiment, the Virtual Memory Map may be part of or integrated with apparatus 501, memory controller 580, processor 590, or a substantially independent component of system 500.
The techniques described herein are not limited to any particular hardware or software configuration; they may find applicability in any computing or processing environment. The techniques may be implemented in hardware, software, firmware or a combination thereof. The techniques may be implemented in programs executing on programmable machines such as mobile or stationary computers, personal digital assistants, and similar devices that each include a processor, a storage medium readable or accessible by the processor (including volatile and non-volatile memory and/or storage elements), at least one input device, and one or more output devices. Program code is applied to the data entered using the input device to perform the functions described and to generate output information. The output information may be applied to one or more output devices.
Each program may be implemented in a high level procedural or object oriented programming language to communicate with a processing system. However, programs may be implemented in assembly or machine language, if desired. In any case, the language may be compiled or interpreted.
Each such program may be stored on a storage medium or device, e.g. compact disk read only memory (CD-ROM), digital versatile disk (DVD), hard disk, firmware, non-volatile memory, magnetic disk or similar medium or device, that is readable by a general or special purpose programmable machine for configuring and operating the machine when the storage medium or device is read by the computer to perform the procedures described herein. The system may also be considered to be implemented as a machine-readable or accessible storage medium, configured with a program, where the storage medium so configured causes a machine to operate in a specific manner. Other embodiments are within the scope of the following claims.
While certain features of the claimed subject matter have been illustrated and described herein, many modifications, substitutions, changes, and equivalents will now occur to those skilled in the art. It is, therefore, to be understood that the appended claims are intended to cover all such modifications and changes that fall within the true spirit of the claimed subject matter.
Number | Name | Date | Kind |
---|---|---|---|
4843026 | Ong et al. | Jun 1989 | A |
5787462 | Hafner et al. | Jul 1998 | A |
5809547 | Taoda | Sep 1998 | A |
5835963 | Yoshioka et al. | Nov 1998 | A |
5897663 | Stancil | Apr 1999 | A |
5918982 | Nagata et al. | Jul 1999 | A |
6020834 | Rider | Feb 2000 | A |
6021076 | Woo et al. | Feb 2000 | A |
6047373 | Hall et al. | Apr 2000 | A |
6122733 | Christeson et al. | Sep 2000 | A |
6256731 | Hall et al. | Jul 2001 | B1 |
6314503 | D'Errico et al. | Nov 2001 | B1 |
6324620 | Christenson et al. | Nov 2001 | B1 |
6453218 | Vergis | Sep 2002 | B1 |
6507530 | Williams et al. | Jan 2003 | B1 |
6567763 | Javanifard et al. | May 2003 | B1 |
6611911 | O'Shea et al. | Aug 2003 | B1 |
6809978 | Alexander et al. | Oct 2004 | B2 |
6836704 | Walsh | Dec 2004 | B2 |
6870357 | Falik | Mar 2005 | B1 |
6888763 | Guo | May 2005 | B1 |
6895483 | Eguchi et al. | May 2005 | B2 |
6941432 | Ronstrom | Sep 2005 | B2 |
6955164 | Kesler et al. | Oct 2005 | B2 |
6963959 | Hsu et al. | Nov 2005 | B2 |
7032070 | Kodama | Apr 2006 | B2 |
7035159 | Janzen et al. | Apr 2006 | B2 |
7099735 | Jain et al. | Aug 2006 | B2 |
7260007 | Jain et al. | Aug 2007 | B2 |
7266031 | Kim et al. | Sep 2007 | B2 |
7412614 | Ku | Aug 2008 | B2 |
20010026576 | Beer et al. | Oct 2001 | A1 |
20020059539 | Anderson | May 2002 | A1 |
20020180543 | Song et al. | Dec 2002 | A1 |
20030103402 | Tran et al. | Jun 2003 | A1 |
20030145194 | O'Shea et al. | Jul 2003 | A1 |
20030158696 | Gold et al. | Aug 2003 | A1 |
20030177293 | Bilak et al. | Sep 2003 | A1 |
20030185058 | LeClerg | Oct 2003 | A1 |
20030210506 | Edmonds et al. | Nov 2003 | A1 |
20040141370 | Tran et al. | Jul 2004 | A1 |
20040215912 | Vergis | Oct 2004 | A1 |
20040267984 | Fukushima et al. | Dec 2004 | A1 |
20050050279 | Chiu et al. | Mar 2005 | A1 |
20050081010 | DeWitt et al. | Apr 2005 | A1 |
20060221741 | Jain et al. | Oct 2006 | A1 |
20060239095 | Shi et al. | Oct 2006 | A1 |
20060265615 | Janzen et al. | Nov 2006 | A1 |
Number | Date | Country | |
---|---|---|---|
20060041729 A1 | Feb 2006 | US |