Patent Grant
11342364
This non-provisional application claims priority under 35 U.S.C. § 119(a) on Patent Application No. 2019-128954 filed in Japan on Jul. 11, 2019 and Patent Application No. 2020-55139 filed in Japan on Mar. 25, 2020, the entire contents of which are hereby incorporated by reference.
This disclosure relates to a thin-film transistor substrate.
Thin-film transistors (TFTs) including an oxide semiconductor material such as indium-gallium-zinc-oxide (IGZO) are used in display devices including liquid crystal display panels and organic light-emitting diode (OLED) display devices and other kinds of devices. An oxide semiconductor TFT generates small leakage current and therefore, contributes to low power consumption of the device. However, the oxide semiconductor TFT has low mobility compared to a low-temperature polysilicon TFT. To address this issue, US 2017/0184893 A discloses a display device that has achieved both low power consumption and a slim bezel by including oxide semiconductor TFTs having different mobilities.
An aspect of this disclosure is a thin-film transistor substrate including: an insulating substrate; a first insulating layer provided on the insulating substrate; a first thin-film transistor provided on the insulating substrate and including a first oxide semiconductor film; a second insulating layer provided on the insulating substrate and being located upper than the first insulating layer; and a second thin-film transistor provided on the insulating substrate and including a second oxide semiconductor film different in composition from the first oxide semiconductor film. At least a part of the first oxide semiconductor film is provided above and in contact with the first insulating layer. The first insulating layer is the uppermost insulating layer among insulating layers located lower than and in contact with the first oxide semiconductor film. At least a part of the second oxide semiconductor film is provided above and in contact with the second insulating layer. The second insulating layer is the uppermost insulating layer among insulating layers located lower than and in contact with the second oxide semiconductor film.
Another aspect of this disclosure is a method of manufacturing a thin-film transistor substrate, the method including: forming a first insulating layer on an insulating substrate; forming a first oxide semiconductor layer including a channel region of a first thin-film transistor after forming the first insulating layer; forming a second insulating layer to cover the first oxide semiconductor layer; and forming a second oxide semiconductor film including a channel region of a second thin-film transistor in a state where the first oxide semiconductor layer is covered with the second insulating layer.
It is to be understood that both the foregoing general description and the following detailed description are exemplary and explanatory and are not restrictive of this disclosure.
Hereinafter, embodiments of this disclosure will be described with reference to the accompanying drawings. It should be noted that the embodiments are merely examples to implement this disclosure and are not to limit the technical scope of this disclosure. Elements common to the drawings are denoted by the same reference signs and some elements in the drawings are exaggerated in size or shape for clear understanding of description.
Overview
Hereinafter, configurations and methods of manufacturing the TFT substrate including oxide semiconductor TFTs of this disclosure are described. The TFT substrate of this disclosure can be used in various devices such as sensor devices and display devices.
There are various demands to a device, such as a demand for lower power consumption, a demand for smaller circuit size, and a demand for higher reliability. To satisfy such different demands with oxide semiconductor TFTs, it is necessary to fabricate oxide semiconductor TFTs including oxide semiconductor films having different characteristics (made of different materials) on the same substrate. To meet the various demands appropriately, it is important that the oxide semiconductor material for each oxide semiconductor TFT be selectable from various oxide semiconductor materials.
The TFT substrate of this disclosure includes oxide semiconductor TFTs including oxide semiconductor films made of different materials (having different elemental compositions). The different materials satisfy the different demands to the TFT substrate. At least a part of the oxide semiconductor film of a first kind of oxide semiconductor TFT is provided above and in contact with a first insulating layer and at least a part of the oxide semiconductor film of a second kind of oxide semiconductor TFT is provided above and in contact with a second insulating layer different from the first insulating layer. This configuration allows selection of different oxide semiconductor materials for the TFTs from various oxide semiconductor materials.
Oxide semiconductor TFTs exhibit low leakage current and low temperature dependency but have low mobility and low reliability, compared to low-temperature polysilicon TFTs. Particularly, oxide semiconductor TFTs have low negative bias illumination temperature stress (NBITS) reliability. The NBITS reliability is the reliability when the TFT is placed under the stress conditions of negative gate bias, light, and high temperature. The gate threshold voltage of an oxide semiconductor TFT could significantly change with NBITS.
It is considered that the change of the gate threshold voltage is caused by the carriers generated by light. Accordingly, to increase the reliability of an oxide semiconductor TFT, employing an oxide semiconductor material having a wide bandgap is important. On the other hand, to achieve a smaller circuit size, the mobility of the oxide semiconductor TFTs therein should be high, that is, employing an oxide semiconductor material having high mobility is important.
For a display device to attain a slim bezel and high reliability, for example, the TFT substrate can include oxide semiconductor TFTs employing an oxide semiconductor material having high mobility in the peripheral circuits and oxide semiconductor TFTs employing an oxide semiconductor material having a wide bandgap in the display region (pixel circuits). Hereinafter, TFT substrates for a display device are described as examples of application of the TFT substrate of this disclosure.
Configuration of Display Device
On the faces of the TFT substrate 10 and the opposite substrate 20 facing each other, alignment films (not-shown) for initially aligning the liquid crystal are provided. On the other outer faces of the TFT substrate 10 and the opposite substrate 20, polarizing plates (not shown) are provided. A liquid crystal display panel further includes a not-shown backlight unit.
In the periphery outer than the display region 25 of the TFT substrate 10, peripheral circuits are provided. The region outer than the display region 25 where the peripheral circuits are provided is referred to as peripheral circuit region. Examples of the peripheral circuits include a first scanning driver 31, a second scanning driver 32, a protection circuit 33, and a demultiplexer 36. Furthermore, a driver IC 34 is provided outside the display region 25.
The protection circuit 33 includes an electrostatic discharge (ESD) protection element and saves the elements in the pixel circuits from ESD damage. The driver IC 34 is connected to the external devices via flexible printed circuits (FPC) 35. The driver IC 34 is mounted with an anisotropic conductive film (ACF), for example.
The scanning drivers 31 and 32 drive scanning lines on the TFT substrate 10. The driver IC 34 supplies power and timing signals (control signals) to the scanning drivers 31 and 32 and further, supplies a signal corresponding to video data to data lines through the demultiplexer 36. The demultiplexer 36 outputs output of one pin of the driver IC 34 to d data lines in series (d is an integer more than 1). The demultiplexer 36 changes the output data line for the data signal from the driver IC 34 d times per scanning period to drive d times as many data lines as output pins of the driver IC 34.
Organic light-emitting diode (OLED) display devices have a configuration similar to the configuration illustrated in
In the periphery outer than the display region of the TFT substrate, one or more scanning drivers, a protection circuit, a driver IC, and a demultiplexer are provided. The scanning drivers and the protection circuit are peripheral circuits provided on the TFT substrate. For example, the first scanning driver drives scanning lines on the TFT substrate; the second scanning driver drives control lines to control light-emitting periods of pixels and supply a reference potential to the pixels. The driver IC provides power and timing signals (control signals) to the scanning drivers and further, provides power and a data signal to the demultiplexer. The demultiplexer has the same function as the demultiplexer 36 in the liquid crystal display panel 1.
Configuration of TFT Substrate
The first oxide semiconductor TFT 130 and the second oxide semiconductor TFT 170 are fabricated on a flexible or inflexible insulating substrate 113 made of resin or glass. In the following description, the layer closer to the insulating substrate 113 between two laminated layers in contact with each other (two layers having an interface) is a lower layer and the layer farther from the insulating substrate 113 is an upper layer.
The oxide semiconductor film (first oxide semiconductor film) 133 of the first oxide semiconductor TFT 130 and the oxide semiconductor film (second oxide semiconductor film) 173 of the second oxide semiconductor TFT 170 are made of different oxide semiconductor materials and have different characteristics. In this example, the mobility of the first oxide semiconductor film 133 is higher than the mobility of the second oxide semiconductor film 173 and the bandgap of the second oxide semiconductor film 173 is wider than the bandgap of the first oxide semiconductor film 133. Because of the difference in characteristics between two oxide semiconductor films, a slim bezel and high reliability are both achieved.
Examples of the oxide semiconductor material that can be used for the first oxide semiconductor film 133 include ITZO, IGZTO, In—Zn—Ti—O, and In—W—Z—O. Examples of the oxide semiconductor material that can be used for the second oxide semiconductor film 173 include IGZO, GaZnO, and IGO.
The oxide semiconductor film (first oxide semiconductor film) 133 of the first oxide semiconductor TFT 130 is provided above and in contact with a first insulating layer 117. The oxide semiconductor film (second oxide semiconductor film) 173 of the first oxide semiconductor TFT 170 is provided above and in contact with a second insulating layer 119. The second insulating layer 119 is located upper than the first insulating layer 117. The first oxide semiconductor film 133 is located lower than the second oxide semiconductor film 173. The first insulating layer 117 and the second insulating layer 119 can be made of silicon nitride or silicon oxide.
In the configuration example in
The first oxide semiconductor TFT 130 includes the first oxide semiconductor film 133, a gate electrode 131 located lower than the first oxide semiconductor film 133, and a gate insulating film 132 located between the gate electrode 131 and the first oxide semiconductor film 133 in the layering direction. The gate electrode 131 is provided above and in contact with an insulative base layer 115. The gate insulating film 132 is a part of the first insulating layer 117. The base layer 115 can be made of silicon nitride or silicon oxide.
The first oxide semiconductor film 133 includes two source/drain regions (not shown) and a channel region (not shown) between the source/drain regions. The source/drain regions are low-resistive regions and the channel region is a highly-resistive region. The source/drain regions are parts in contact with source/drain electrodes 135 and 137. The source/drain electrodes 135 and 137 are provided above and in contact with the second insulating layer 119 and they are in contact with the top face of the first oxide semiconductor film 133 within an opening formed in the second insulating layer 119. Although the source/drain electrodes 135 and 137 in the example of
The second oxide semiconductor TFT 170 includes the second oxide semiconductor film 173, a gate electrode 171 located lower than the second oxide semiconductor film 173, and a gate insulating film 172 located between the gate electrode 171 and the second oxide semiconductor film 173 in the layering direction. The gate electrode 171 is provided above and in contact with the insulative base layer 115. The gate insulating film 172 has a laminate structure consisting of a part of the first insulating layer 117 and a part of the second insulating layer 119. The gate insulating film 172 of the second oxide semiconductor TFT 170 is thicker than the gate insulating film 132 of the first oxide semiconductor TFT 130 to increase the reliability of the gate insulating film 172 of the second oxide semiconductor TFT 170.
The second oxide semiconductor TFT 173 includes two source/drain regions (not shown) and a channel region (not shown) between the source/drain regions. The source/drain regions are parts in contact with source/drain electrodes 175 and 177. The source/drain electrodes 175 and 177 are provided above and in contact with the second insulating layer 119. The source/drain electrodes 175 and 177 are in contact with the parts of the second oxide semiconductor film 173 including either end thereof.
The first oxide semiconductor film 133 and the second oxide semiconductor film 173 are covered with an interlayer dielectric (ILD) layer or interlayer insulating layer 121. The interlayer insulating layer 121 can be made of inorganic or organic material. A pixel electrode 181 is provided above and in contact with the interlayer insulating layer 121 and connected with the source/drain electrode 177 of the second oxide semiconductor TFT 170 through a via provided in a via hole in the interlayer insulating layer 121. The pixel electrode 181 can be made of indium tin oxide (ITO).
The insulative base layer 115 is provided above and in contact with the insulating substrate 113; the two gate electrodes 131, 171 and the first insulating layer 117 are provided above and in contact with the base layer 115. The gate electrodes 131 and 171 are parts included in the same metal layer. The material for the gate electrodes 131 and 171 can be selected desirably; the gate electrodes 131 and 171 can be a single layer of Mo, W, Nb, Al, Ta, Cr, Ti, a laminate of metals selected from these, or an alloy of a metal selected from these. The gate electrodes 131 and 171 are fully covered with the first insulating layer 117.
The source/drain electrodes 135, 137, 175, and 177 of the first oxide semiconductor TFT 130 and the second oxide semiconductor TFT 170 are parts included in the same metal layer. The source/drain electrodes 135, 137, 175, and 177 can be prepared by depositing and patterning conductive films of Ti/Al/Ti or Mo/Al/Mo. The source/drain electrodes 135, 137, 175, and 177 can have a single layer structure or be made of metals different from these metals.
Method of Manufacturing TFT Substrate
An example of a method of manufacturing the TFT substrate 100 illustrated in
Next, the method forms an oxide semiconductor layer (first oxide semiconductor layer) including a first oxide semiconductor film 133 on the first insulating layer 117 as illustrated in
Next, the method forms a second insulating layer 119 of about 100 nm in thickness by CVD to cover the first oxide semiconductor film 133 as illustrated in
Next, the method opens an opening 120 in the second insulating layer 119 by photolithography and etching as illustrated in
Next, the method forms a metal layer (source/drain electrode layer) 140 of about 300 nm in thickness by sputtering as illustrated in
Next, the method forms an interlayer insulating layer 121 of about 400 nm in thickness by CVD to cover the source/drain electrodes 135, 137, 175, 177, the first oxide semiconductor film 133, and the second oxide semiconductor film 173, and opens a via hole in the interlayer insulating layer 121 by photolithography and etching to expose a part of the top face of the source/drain electrode 177 as illustrated in
As illustrated in
Configuration of TFT Substrate
Hereinafter, another configuration example of a TFT substrate and a method of manufacturing the TFT substrate are described.
The TFT substrate 200 includes a first oxide semiconductor TFT 230 in a peripheral circuit region 210 and a second oxide semiconductor TFT 170 in a display region 150. The configuration of the second oxide semiconductor TFT 170 is the same as the configuration in
The etching stop film 233 is a part of the second insulating layer 219. The etching stop film 233 prevents the channel region of the oxide semiconductor film 133 from being exposed to etchant in the process of etching the second insulating layer 219 for the contacts between the oxide semiconductor film 133 and the source/drain electrodes 135 and 137.
Method of Manufacturing TFT Substrate
An example of a method of manufacturing the TFT substrate 200 illustrated in
Next, the method forms an oxide semiconductor layer (first oxide semiconductor layer) including a first oxide semiconductor film 133 on the first insulating layer 117 as illustrated in
Next, the method forms a second insulating layer 219 by CVD to cover the first oxide semiconductor film 133 as illustrated in
Next, the method opens openings 235 and 236 in the second insulating layer 219 by photolithography and etching as illustrated in
Next, the method forms a metal layer (source/drain electrode layer) 140 including source/drain electrodes 135, 137, 175, and 177 by sputtering as illustrated in
Next, the method forms an interlayer insulating layer 121 by CVD to cover the source/drain electrodes 135, 137, 175, 177, the etching stop film 233, and the second insulating layer 219, and opens a via hole in the interlayer insulating layer 121 by photolithography and etching to expose a part of the top face of the source/drain electrode 177 as illustrated in
As illustrated in
Configuration of TFT Substrate
Hereinafter, still another configuration example of a TFT substrate and a method of manufacturing the TFT substrate are described.
The first oxide semiconductor TFT 370 is a switching TFT for selecting a pixel to supply a data signal. The second oxide semiconductor TFT 330 can be an oxide semiconductor TFT in a scanning driver. The first oxide semiconductor TFT 370 and the second oxide semiconductor TFT 330 have a top-gate structure.
The first oxide semiconductor TFT 370 and the second oxide semiconductor TFT 330 are fabricated on a flexible or inflexible insulating substrate 313 made of resin or glass. The oxide semiconductor film (first oxide semiconductor film) 373 of the first oxide semiconductor TFT 370 and the oxide semiconductor film (second oxide semiconductor film) 333 of the second oxide semiconductor TFT 330 are made of different oxide semiconductor materials and have different characteristics. In this example, the mobility of the second oxide semiconductor film 333 is higher than the mobility of the first oxide semiconductor film 373 and the bandgap of the first oxide semiconductor film 373 is wider than the bandgap of the second oxide semiconductor film 333. Because of the difference in characteristics between two oxide semiconductor films, a slim bezel and high reliability are both achieved.
Examples of the oxide semiconductor material that can be used for the second oxide semiconductor film 333 include ITZO, IGZTO, In—Zn—Ti—O, and In—W—Z—O. Examples of the oxide semiconductor material that can be used for the first oxide semiconductor film 373 include IGZO, GaZnO, and IGO.
The oxide semiconductor film (second oxide semiconductor film) 333 of the second oxide semiconductor TFT 330 is provided above and in contact with an insulating film 317 included in a second insulating layer. The second insulating layer including the insulating film 317 is located upper than a first insulating layer 315. The oxide semiconductor film (first oxide semiconductor film) 373 of the first oxide semiconductor TFT 370 is provided above and in contact with the first insulating layer 315. The first insulating layer 315 is a base layer. The second oxide semiconductor film 333 is located upper than the first oxide semiconductor film 373. The first insulating layer 315 and the second insulating layer including the second insulating film 317 can be made of silicon nitride or silicon oxide.
In the configuration example in
The second oxide semiconductor TFT 330 includes the second oxide semiconductor film 333, a gate electrode 331 located upper than the second oxide semiconductor film 333, and a gate insulating film 339 located between the gate electrode 331 and the second oxide semiconductor film 333 in the layering direction.
The second oxide semiconductor film 333 includes source/drain regions 334 and 336 and a channel region 332 between the source/drain regions 334 and 336. The source/drain regions 334 and 336 are low-resistive regions and the channel region 332 is a region not reduced in resistance, namely a highly-resistive region. The gate insulating film 339 is provided above and in contact with the channel region 332. A gate electrode 331 is provided above and in contact with the gate insulating film 339.
Source/drain electrodes 335 and 337 are provided above and in contact with an interlayer insulating layer 321. The source/drain electrodes 335 and 337 are connected with the source/drain regions 334 and 336 through vias 340 and 341 provided in the interlayer insulating layer 321. The vias 340 and 341 are continued from the source/drain electrodes 335 and 337 and provided above and in contact with the source/drain regions 334 and 336.
The first oxide semiconductor TFT 370 includes the first oxide semiconductor film 373, a gate electrode 371 located upper than the first oxide semiconductor film 373, and a gate insulating film having a laminate structure consisting of insulating films 378 and 379 provided between the gate electrode 371 and the first oxide semiconductor film 373 in the layering direction.
The first oxide semiconductor film 373 includes source/drain regions 374 and 376 and a channel region 372 between the source/drain regions 374 and 376. The source/drain regions 374 and 376 are low-resistive regions and the channel region 372 is a region not reduced in resistance, namely a highly-resistive region. The lower gate insulating film 378 is provided above and in contact with the channel region 372. The lower gate insulating film 378 is a part of the second insulating layer, like the insulating film 317. The upper gate insulating film 379 is a part of the same insulating layer as the insulating film 339. A gate electrode 371 is provided above and in contact with the upper gate insulating film 379.
Source/drain electrodes 375 and 377 are provided above and in contact with the interlayer insulating layer 321. The source/drain electrodes 375 and 377 are connected with the source/drain regions 374 and 376 through vias 380 and 381 provided in the interlayer insulating layer 321. The vias 380 and 381 are continued from the source/drain electrodes 375 and 377 and provided above and in contact with the source/drain regions 374 and 376.
The interlayer insulating layer 321 covers the constituent elements except for the source/drain electrodes 335, 337, 375, and 377 of the second oxide semiconductor TFT 330 and the first oxide semiconductor TFT 370. The interlayer insulating layer 321 can be made of silicon oxide or silicon nitride. The insulating layer (third insulating layer) including the insulating films 339 and 379 can be made of silicon oxide or silicon nitride.
The gate electrodes 331 and 371 are parts included in the same metal layer. The material for the gate electrodes 331 and 371 can be selected desirably from Mo, W, Nb, and Al, for example. The source/drain electrodes 335, 337, 375, and 377 of the second oxide semiconductor TFT 330 and the first oxide semiconductor TFT 370 are parts included in the same metal layer. The source/drain electrodes 335, 337, 375, and 377 can be prepared by depositing and patterning conductive films of Ti/Al/Ti, for example. The source/drain electrodes 335, 337, 375, and 377 can have a single layer structure or be made of metals different from these metals.
Method of Manufacturing TFT Substrate
An example of a method of manufacturing the TFT substrate 300 illustrated in
Next, the method forms a second insulating layer 318 by CVD to cover the first oxide semiconductor film 373 as illustrated in
Next, the method forms an oxide semiconductor layer (second oxide semiconductor layer) including a second oxide semiconductor film 333 on the second insulating layer 318 as illustrated in
Next, the method forms a third insulating layer 319 by CVD to cover the second oxide semiconductor film 333 and the second insulating layer 318 as illustrated in
Next, the method etches the second insulating layer 318, the third insulating layer 319, and the gate electrode layer 320 together to prepare insulating films 339, 317, insulating films 379, 378, and gate electrodes 331, 371 as illustrated in
Next, the method forms an interlayer insulating layer 321 by CVD to cover the prepared constituent elements of the first oxide semiconductor TFT 370, the prepared constituent elements of the second oxide semiconductor TFT 330, and the first insulating layer 315 as illustrated in
As illustrated in
Configuration of TFT Substrate
Hereinafter, still another configuration example of a TFT substrate and a method of manufacturing the TFT substrate are described.
The TFT substrate 400 includes a first oxide semiconductor TFT 130 in a peripheral circuit region 110 and a second oxide semiconductor TFT 470 in a display region 450. The configuration of the first oxide semiconductor TFT 130 is the same as the configuration in
The second insulating layer 419 provided above and in contact with the first insulating layer 117 has an opening; a part of the second oxide semiconductor film 473 is provided in the opening. The second oxide semiconductor film 473 is in contact with the first insulating layer 117 within the opening of the second insulating layer 419. A part of the second oxide semiconductor film 473 including its end is located above the second insulating layer 419. As understood from this description, the second oxide semiconductor film 473 is partially located above and in contact with the second insulating layer 419 and partially located above and in contact with the first insulating layer 117.
The first insulating layer 117 is the lowermost insulating layer among the insulating layers located lower than and in contact with the second oxide semiconductor film 473. The second insulating layer 419 is the uppermost insulating layer among the insulating layers located lower than and in contact with the second oxide semiconductor film 473.
The gate insulating film 472 has a single layer structure and is a part of the first insulating layer 117. Thinning the gate insulating film 472 enhances the driving ability of the second oxide semiconductor TFT 470. Each of the source/drain electrodes 475 and 477 is in contact with a part of the second oxide semiconductor film 473 on the second insulating layer 419 and a part of the second oxide semiconductor film 473 in the opening. Such a contact structure achieves low contact resistance between the second oxide semiconductor film 473 and the source/drain electrodes 475, 477.
Method of Manufacturing TFT Substrate
An example of a method of manufacturing the TFT substrate 400 illustrated in
Next, the method opens an opening 420 in the second insulating layer 419 by photolithography and etching as illustrated in
Next, the method opens an opening 421 in the second insulating layer 419 by photolithography and etching as illustrated in
Next, the method forms a metal layer (source/drain electrode layer) 440 including source/drain electrodes 135, 137, 475, and 477 by sputtering as illustrated in
Next, the method forms an interlayer insulating layer 121 by CVD to cover the source/drain electrodes 135, 137, 475, 477, the first oxide semiconductor film 133, the second oxide semiconductor film 473, and the second insulating layer 419, and further opens a via hole in the interlayer insulating layer 121 by photolithography and etching to expose a part of the top face of the source/drain electrode 477 as illustrated in
As illustrated in
The first oxide semiconductor TFT, together with or instead of the second oxide semiconductor TFT, can have a structure like the structure of the second oxide semiconductor TFT 470. For example, a third insulating layer having an opening can be provided between the first insulating layer and the second insulating layer. The first oxide semiconductor film of the first oxide semiconductor TFT can be formed in such a manner that a part is located above and in contact with the first insulating layer within the opening in the third insulating layer and another part is located above and in contact with the third insulating layer outside the opening. The third insulating layer is the uppermost insulating layer among the insulating layers located lower than and in contact with the first oxide semiconductor film.
Configuration of TFT Substrate
Hereinafter, still another configuration example of a TFT substrate and a method of manufacturing the TFT substrate are described.
The TFT substrate 500 includes a first oxide semiconductor TFT 130 in a peripheral circuit region 110 and a second oxide semiconductor TFT 570 in a display region 550. The configuration of the first oxide semiconductor TFT 130 is the same as the configuration in
The second insulating layer 519 provided above and in contact with the first insulating layer 117 has an opening. The second oxide semiconductor film 573 is provided in the opening. The second oxide semiconductor film 573 is in contact with the first insulating layer 117 within the opening in the second insulating layer 519. The end of the second oxide semiconductor film 573 is distant from the inner wall of the opening.
The gate insulating film 572 has a single layer structure and is a part of the first insulating layer 117. Thinning the gate insulating film 572 enhances the driving ability of the second oxide semiconductor TFT 570. The source/drain electrodes 575 and 577 are in contact with a part of the second oxide semiconductor film 573 including the end thereof. The source/drain electrodes 575 and 577 are in contact with the end face and the top face of the second oxide semiconductor film 573. Such a contact structure achieves low contact resistance between the second oxide semiconductor film 573 and the source/drain electrodes 575, 577.
Method of Manufacturing TFT Substrate
An example of a method of manufacturing the TFT substrate 500 illustrated in
Next, the method opens an opening 520 in the second insulating layer 519 by photolithography and etching as illustrated in
Next, the method opens an opening 521 in the second insulating layer 519 by photolithography and etching as illustrated in
Next, the method forms a metal layer (source/drain electrode layer) 540 including source/drain electrodes 135, 137, 575, and 577 by sputtering as illustrated in
Next, the method forms an interlayer insulating layer 121 by CVD to cover the source/drain electrodes 135, 137, 575, 577, the first oxide semiconductor film 133, the second oxide semiconductor film 573, and the second insulating layer 519, and further opens a via hole in the interlayer insulating layer 121 by photolithography and etching to expose a part of the top face of the source/drain electrode 577 as illustrated in
As illustrated in
In the display region (pixel circuits), oxide semiconductor TFTs having a wide bandgap account for the majority (over half) of the TFTs for high reliability. In the peripheral circuits, oxide semiconductor TFTs having high mobility account for the majority (over half) for small circuit size. However, some of the oxide semiconductor TFTs in the display region can be oxide semiconductor TFTs having high mobility and some of the oxide semiconductor TFTs in the peripheral circuits can be oxide semiconductor TFTs having a wide bandgap depending on the characteristics demanded for individual oxide semiconductor TFTs.
An oxide semiconductor TFT expected to mainly receive a negative gate bias (gate voltage) can attain high reliability by employing an oxide semiconductor TFT having a wide bandgap. In contrast, an oxide semiconductor TFT expected to mainly receive a positive gate bias can contribute to a small circuit size by employing an oxide semiconductor TFT having high mobility.
The oxide semiconductor TFT that mainly receives a negative gate bias is supplied with a negative gate bias for a time longer than the time a positive gate bias is supplied during the operating time of the device. The negative gate bias turns off the oxide semiconductor TFT and the positive gate bias turns on the oxide semiconductor TFT. The zero gate-bias is neither a negative gate bias nor a positive gate bias.
A TFT in a peripheral circuit contributes to small circuit size by employing an oxide semiconductor TFT having high mobility if high driving ability is required for the TFT and contributes to high reliability by employing an oxide semiconductor TFT having a wide bandgap if such a high driving ability is not required.
In the peripheral circuits, a TFT for an electrostatic discharge protection element or a testing TFT is a diode-connected TFT or a TFT having a floating gate to be used as a highly-resistive element. Such TFTs do not require high driving ability; if their driving abilities are too high, the TFTs could interfere with the overall operation of the peripheral circuit. For this reason, an oxide semiconductor TFT having a wide bandgap can be used as an electrostatic discharge protection element or a testing TFT.
In the circuit illustrated in
The selection transistor T2 is a switch for selecting the pixel. The gate terminal of the selection transistor T2 receives a scanning signal 51. One of its source/drain terminals is connected with a data line 15. The other source/drain terminal is connected with the gate terminal of the driving transistor T1.
The driving transistor T1 is a transistor for driving the OLED element E1. The gate terminal of the driving transistor T1 is connected with a source/drain terminal of the selection transistor T2. One of the source/drain terminals of the driving transistor T1 is connected with a power line (Vdd) 18. The other source/drain terminal is connected with the source terminal of the control transistor T3. The storage capacitor C1 is provided between the gate terminal and a source/drain terminal of the driving transistor T1.
When the selection transistor T2 is turned on, the data voltage supplied through the data line 15 is stored to the storage capacitor C1. The storage capacitor C1 holds the stored voltage during the period of one frame. The conductance of the driving transistor T1 changes in an analog manner in accordance with the stored voltage, so that the driving transistor T1 supplies a forward bias current corresponding to a light emission level to the OLED element E1.
The control transistor T3 controls the electric connection between the reference voltage supply line 11 for supplying a reference voltage Vref and the anode of the OLED element E1. A control signal S2 is supplied to the gate terminal of the control transistor T3 for this control. The control transistor T3 can be used for various purposes. The control transistor T3 can be used to reset the anode electrode of the OLED element E1 once to a sufficiently low voltage that is lower than the black signal level in order to prevent crosstalk between OLED element E1 caused by the leakage current.
The control transistor T3 can also be used to measure a characteristic of the driving transistor T1. For example, the voltage-current characteristic of the driving transistor T1 can be accurately measured by measuring the current flowing from the power line 18 to the reference voltage supply line 11 under the bias conditions selected so that the driving transistor T1 will operate in the saturated region and the control transistor T3 will operate in the linear region. If the differences in voltage-current characteristic among the driving transistors T1 for individual pixels are compensated for by generating data signals at an external circuit, a highly-uniform display image can be attained.
In the meanwhile, the voltage-current characteristic of the OLED element E1 can be accurately measured by applying a voltage to light the OLED element E1 from the reference voltage supply line 11 when the driving transistor T1 is off and the control transistor T3 is operating in the linear region. In the case where the OLED element E1 is deteriorated because of long-term use, for example, if the deterioration is compensated for by generating a data signal at an external circuit, the display device can have a long life spun.
In the pixel circuit in
As described above, a display device attains high reliability and a slim bezel by appropriate choices between an oxide semiconductor TFT having a wide bandgap and an oxide semiconductor TFT having high mobility.
Configuration of TFT Substrate
Hereinafter, still another configuration example of a TFT substrate is described.
The TFT substrate 600 includes a first oxide semiconductor TFT 130 and a capacitor CA 10 in a peripheral circuit region 110 and a second oxide semiconductor TFT 170 in a display region 150. The first oxide semiconductor TFT 130 and the second oxide semiconductor TFT 170 have the same configurations as the corresponding ones illustrated in
The capacitor CA 10 is composed of a gate electrode 131, a first insulating layer 117 provided above the gate electrode 131, and a first oxide semiconductor film 133 provided above the first insulating layer 117. The first oxide semiconductor film 133 is in contact with a source/drain electrode 137 in an opening provided in the second insulating layer 119.
The first insulating layer 117 is a gate insulating film of the first oxide semiconductor TFT 130. This gate insulating film is thinner than the gate insulating film of the second oxide semiconductor TFT 170 of a laminate of the first insulating layer 117 and the second insulating layer 119 and accordingly, it can have a larger capacitance. For this reason, the area of the capacitor CA 10 can be made smaller.
The TFT substrate 600 illustrated in
Configuration of TFT Substrate
Hereinafter, still another configuration example of a TFT substrate is described.
The TFT substrate 700 includes a second oxide semiconductor TFT 330 and a capacitor CA 20 in a peripheral circuit region 310 and a first oxide semiconductor TFT 370 in a display region 350. The first oxide semiconductor TFT 370 and the second oxide semiconductor TFT 330 have the same configurations as the corresponding ones illustrated in
The capacitor CA 20 is composed of a first oxide semiconductor film 342 provided above the first insulating layer 315, an insulating film 317 of a part of the second insulating layer, and a second oxide semiconductor film 343 provided above the insulating film 317. The first oxide semiconductor film 342 is made of the same material as the first oxide semiconductor film 373 and reduced in resistance like the source/drain regions 374 and 376 to be one electrode of the capacitor CA 20. The second oxide semiconductor film 343 is made of the same material as the second oxide semiconductor film 333 and reduced in resistance like the source/drain regions 334 and 336 to be the other electrode of the capacitor CA20. Further, the first oxide semiconductor film 342 is connected with a capacitor line 345 through a via 344 and the second oxide semiconductor film 343 is connected with a capacitor line 347 through a via 346.
The insulating film 317 is thinner than the gate insulating film 339 of the second oxide semiconductor TFT 330. As a result, the capacitor CA 20 can have a thin insulating film, compared to the case where a laminate of a lower gate insulating film 378 and an upper gate insulating film 379 is used like the gate insulating film of the first oxide semiconductor TFT 370 or the case where the gate insulating film 339 of the second oxide semiconductor TFT 330 is used and therefore, the capacitor CA 20 can store more electric charges. For this reason, the area of the capacitor CA 20 can be made smaller.
Method of Manufacturing TFT Substrate
An example of a method of manufacturing the TFT substrate 700 illustrated in
Next, the method forms a resist pattern 799 by photolithography to cover the area except for the first oxide semiconductor film 373 where to provide a capacitor as illustrated in
After removing the resist pattern 799, the method forms a second insulating layer 318 by CVD to cover the layer including the first oxide semiconductor films 373 and 342 as illustrated in
Next, the method forms an oxide semiconductor layer (second oxide semiconductor layer) including second oxide semiconductor films 333 on the second insulating layer 318 as illustrated in
Next, the method forms a third insulating layer 319 by CVD to cover the second oxide semiconductor film 333 and the second insulating layer 318 as illustrated in
Next, the method etches the second insulating layer 318, the third insulating layer 319, and the gate electrode layer 320 together to prepare insulating films 339, 317, insulating films 379, 378, and gate electrodes 331, 371 as illustrated in
Next, the method forms an interlayer insulating layer 321 by CVD to cover the prepared constituent elements of the first oxide semiconductor TFT 370, the prepared constituent elements of the second oxide semiconductor TFT 330, the prepared constituent elements of the capacitor CA20, and the first insulating layer 315 as illustrated in
Next, the method opens via holes in the interlayer insulating layer 321 by photolithography and etching and further, prepares source/drain electrodes 335, 337, 375, 377, capacitor lines 345, 347, and the vias 340, 341, 380, 381, 344, 346 as illustrated in
As illustrated in
Configuration of TFT Substrate
Hereinafter, still another configuration example of a TFT substrate is described.
The TFT substrate 800 includes a driving TFT for supplying electric current to an OLED, a storage capacitor CA 30, and a switching TFT for sending a signal to the driving TFT. The switching TFT corresponds to the first oxide semiconductor TFT 370 and the driving TFT corresponds to the second oxide semiconductor TFT 330 in
The capacitor CA 30 is composed of a part of the first oxide semiconductor film 373 formed above the first insulating layer 315, an insulating film 317 that is a part of a second insulating layer formed above the first oxide semiconductor film 373, and a part of a second oxide semiconductor film 333 formed above the insulating film 317. The part of the first oxide semiconductor film 373 included in the capacitor CA 30 is an extension of the source/drain region 374 of the first oxide semiconductor TFT 370. The part of the second oxide semiconductor film 333 included in the capacitor CA 30 is an extension of the source/drain region 336 of the second oxide semiconductor TFT 330.
The insulating film 317 is thinner than the gate insulating film 339 of the second oxide semiconductor TFT 330. As a result, the capacitor CA 30 can have a thin insulating film, compared to the case where a laminate of a lower gate insulating film 378 and an upper gate insulating film 379 is used like the gate insulating film of the first oxide semiconductor TFT 370 or the case where the gate insulating film 339 of the second oxide semiconductor TFT 330 is used and therefore, the capacitor CA 30 can store more electric charges. For this reason, the area of the capacitor CA 30 can be made smaller.
The gate electrode 331 of the second oxide semiconductor TFT 330 is connected with a gate line 391 through a via 390. Although not shown in
A planarization film 392 is provided over the source/drain electrodes 335, 337, 375, 377, the gate electrode 391, and an interlayer insulating film 321. The planarization film 392 can be formed by applying an organic material having good smoothing property, such as acrylic or polyimide. An anode electrode 394 is provided above the planarization film 392. The anode electrode 394 is connected with the source/drain electrode 337 of the second oxide semiconductor TFT 330 through a via 393 provided in the planarization film 392. The anode electrode 394 can be a laminate of an ITO film and a metal film having high reflectance, such as aluminum or silver. A pixel defining layer 395 is provided above the anode electrode 394. The pixel defining layer 395 can be made of an organic material such as acrylic or polyimide.
A method of manufacturing the TFT substrate 800 illustrated in
As illustrated in
As set forth above, embodiments of this disclosure have been described; however, this disclosure is not limited to the foregoing embodiments. Those skilled in the art can easily modify, add, or convert each element in the foregoing embodiments within the scope of this disclosure. A part of the configuration of one embodiment can be replaced with a configuration of another embodiment or a configuration of an embodiment can be incorporated into a configuration of another embodiment.
| Number | Date | Country | Kind |
|---|---|---|---|
| JP2019-128954 | Jul 2019 | JP | national |
| JP2020-055139 | Mar 2020 | JP | national |
| Number | Name | Date | Kind |
|---|---|---|---|
| 9472559 | Shionoiri | Oct 2016 | B2 |
| 9847358 | Koezuka | Dec 2017 | B2 |
| 20110156025 | Shionoiri | Jun 2011 | A1 |
| 20170053950 | Koezuka | Feb 2017 | A1 |
| 20170184893 | Saitoh et al. | Jun 2017 | A1 |
| Number | Date | Country | |
|---|---|---|---|
| 20210013245 A1 | Jan 2021 | US |
