Fisher, Allan L. et al., Architecture of a VLSI SIMD Processing Element, IEEE International Conference on Circuits and Design, 1987, pp. 324-327. |
van Roermund, A. H. M. et al., A General-Purpose Programmable Video Signal Processor, ICCE 1989 VSP/Phillips. |
Chin, D. et al., The Princeton Engine: A Real-Time Video System Simulator, IEEE Transactions on Consumer Electronics, vol. 34, No. 2, May 1988, pp. 285-297. |
Nakagawa, Shin-ichi et al., A 50 ns Video Signal Processor, IEEE International Solid-State Circuits Conference, Digest of Technical Papers, vol. XXXII, 1989, pp. 168-169, 328. |
Kikuchi, Kouichi et al., A Single-Chip 16-Bit 25 ns Realtime Video/Image Signal Processor, IEEE ISSCC Digest of Technical Papers, vol. XXXII, 1989, pp. 170-171, 329. |
Wilson, Stephen S., The Pixie-5000--A Systolic Array Processor, IEEE 1985, pp. 477-483. |
Davis, Ronald et al., Systolic Array Chip Matches the Pace of High-Speed Processing, Electronic Design, Oct. 21, 1984, pp. 207-218. |
Hannaway, Wyndham et al., Handling Real-Time Images Comes Naturally to Systolic Array Chip, Electronic Design, Nov. 15, 1984, pp. 289-300. |
Smith, Jr., Winthrop W. et al., Systolic Array Chip Recognizes Visual Patterns Quicker Than a Wink, Electronic Design, Nov. 29, 1984, pp. 257-266. |
Wallis, Lyle, Associative Memory Calls on the Talents of Systolic Array Chip, Electronic Design, Dec. 13, 1984, pp. 217-226. |
Fisher, Allan L. et al., Real-Time Image Processing on Scan Line Array Processors, IEEE 1985, pp. 484-489. |
Fisher, Allan L., Scan Line Array Processor for Image Computation, IEEE 13th Annual International Symposium on Compu. Arch., Compu. Arch. News, vol. 14, No. 2, Jun. 1986, pp. 338-345. |
Waltz, David L. Applications of the Connection Machine, IEEE Computer Magazine, Jan. 1987, pp. 85-97. |
Webber, Donald M. et al., Circuit Simulation on the Connection Machine, 24th ACM/IEEE Design Automation Conference, 1987, pp. 108-113. |
Hillis, W. Daniel, text book excerpt, The Connection Machine, The MIT Press series in artificial intelligence-Thesis (Ph.D.)-MIT, 1985, pp. 18-28. |
Fountain, T. J., text book, Integrated Technology for Parallel Image Processing, "Plans for the CLIP7 Chip", pp. 199-214, Chapter 13. |
Gharachorloo, Nader et al., A Super Buffer: A Systolic VLSI Graphics Engine for Real-Time Raster Image Generation, 1985 Chapel Hill Conference on VLSI, pp. 285-305. |