The invention relates to a thyristor structure and an overvoltage protection configuration. The thyristor structure contains a first terminal formed as a first region and of a first conductivity type, a second region formed of a second conductivity type and adjoining the first region, a third region formed of the first conductivity type and adjoining the second region and having a common surface with the second region, and a second terminal functioning as a fourth region, formed of the second conductivity type, and adjoining the third region.
Nowadays, thyristor structures having a planar structure are customary when using CMOS technologies. At the surface of such a component, an n−-type region and a p−-type region are disposed such that they lie next to one another, which regions also form the so-called base regions of the thyristor structure. A p+-type region, which represents an anode terminal, is formed in the n−-type region. An n+-type region formed in the p+-type region represents a cathode terminal. A p+-type region formed in the p−-type region in turn forms a control terminal.
In the production of the structure described above, a nitride layer is applied to a surface. Charges in the nitride layer lead to a parasitic field effect. The same parasitic effect occurs if, at the surface, contaminants are incorporated in the regions during production.
The thyristor structure described above is employed particularly frequently in overvoltage protection configurations for a so-called ESD protection. The latter is frequently employed in MOS input stages of integrated circuits. An overvoltage detector is disposed at that part of the integrated circuit that is to be protected. The overvoltage detector is connected to the control terminal of the thyristor. A configuration of this type is described in U.S. Pat. No. 4,896,243.
The anode and cathode of the thyristor are in turn connected to the supply voltage of the component to be protected, if the supply voltage is to be monitored.
If an overvoltage then occurs, the thyristor is switched on via the control terminal and the overvoltage is conducted away.
If the parasitic field-effect transistor, as described above, is then formed, the monitored voltage is short-circuited, which leads to the total failure of the component to be protected.
U.S. Pat. Nos. 5,907,462 and 5,465,189 disclose ESD structures that are controlled by a field-effect structure.
It is accordingly an object of the invention to provide a thyristor structure and an overvoltage protection configuration having the thyristor structure which overcome the above-mentioned disadvantages of the prior art devices and methods of this general type, which avoids the influence of parasitic effects.
With the foregoing and other objects in view there is provided, in accordance with the invention, a thyristor structure. The thyristor structure contains a first terminal formed as a first region having a first conductivity type, a second region of a second conductivity type adjoining the first region, a third region of the first conductivity type adjoining the second region and having a common surface with the second region, and a second terminal functioning as a fourth region, formed of the second conductivity type, and adjoining the third region. Auxiliary electrodes are disposed on the common surface and each adjoins the second region or the third region. A control terminal for controlling the thyristor structure by an applied current is embodied the second region or the third region.
By forming at least one auxiliary electrode at the surface of one of the two regions of the second and third regions, it is possible to put the surface in the region of the auxiliary electrode into a predetermined charge state.
An overvoltage protection configuration having such a thyristor structure does not lead to the failure of the components to be protected as a result of parasitic effects.
By providing an auxiliary electrode in each case on the second and third regions and connecting the auxiliary electrodes on the second region to the first terminal and the auxiliary electrode at the third region to the second terminal, the predetermined charge states can be produced at the surface in a simple manner.
By forming the auxiliary electrode with polysilicon and a gate oxide that isolates the latter from the second and third regions, the auxiliary electrode can be produced in a simple manner using a customary technology.
By integrating the overvoltage protection configuration on a semiconductor chip. The overvoltage protection can be produced simply and effectively. An overvoltage detector is used for detecting an overvoltage across a component to be protected.
Other features which are considered as characteristic for the invention are set forth in the appended claims.
Although the invention is illustrated and described herein as embodied in a thyristor structure and an overvoltage protection configuration having the thyristor structure, it is nevertheless not intended to be limited to the details shown, since various modifications and structural changes may be made therein without departing from the spirit of the invention and within the scope and range of equivalents of the claims.
The construction and method of operation of the invention, however, together with additional objects and advantages thereof will be best understood from the following description of specific embodiments when read in connection with the accompanying drawings.
Referring now to the figures of the drawing in detail and first, particularly, to
In the production of the structure described above, a nitride layer is applied to a surface 8. Charges in the nitride layer lead to a parasitic field effect. The same parasitic effect occurs if, at the surface 8, contaminants are incorporated in the regions 2 and 3 during production.
An exemplary embodiment according to the invention of a thyristor structure that, in principle, corresponds to that which has already been explained in the introduction to the description with reference to
In the exemplary embodiment illustrated, mutually isolated auxiliary electrodes are additionally formed at the common surface of the second region 2 and third region 3, which are often also referred to as base regions of the thyristor. The auxiliary electrodes are composed of a gate oxide 6, customary for the production of field-effect transistors, and an electrode contact 7 made of polysilicon. The electrode contact 7 of the auxiliary electrode that is formed at the surface of the surface region 2 is electrically conductively connected to the first terminal 1, the anode contact. The auxiliary electrode that is formed at the third region 3 is electrically conductively connected to the second terminal, the cathode contact. This ensures that a conductive channel that would bring about a short circuit between the first terminal 1 and the second terminal 3 cannot form at the surface in the base regions as a result of parasitic effects. The thyristor structure is turned on only by a current being impressed at the control terminal 5.
The configuration is particularly suitable for integration. Therefore, the thyristor structure is integrated with the overvoltage detector 13 at the surface of the component to be detected, the two auxiliary electrodes avoiding the situation where the thyristor structure is disposed below a thick oxide in order to avoid parasitic effects. Consequently, the action of the thyristor structure is completely maintained.
Furthermore, such a configuration can be applied to other instances of voltage monitoring, such as the voltage of signal inputs.
Number | Date | Country | Kind |
---|---|---|---|
101 11 462 | Mar 2001 | DE | national |
This application is a continuation of copending International Application No. PCT/DE02/00547, filed Feb. 15, 2002, which designated the United States and was not published in English.
Number | Name | Date | Kind |
---|---|---|---|
3586928 | Bergman et al. | Jun 1971 | A |
4695916 | Satoh et al. | Sep 1987 | A |
4779126 | Herman | Oct 1988 | A |
4896243 | Chatterjee et al. | Jan 1990 | A |
4980741 | Temple | Dec 1990 | A |
5072273 | Avery | Dec 1991 | A |
5077591 | Chen et al. | Dec 1991 | A |
5126816 | Reczek et al. | Jun 1992 | A |
5182220 | Ker et al. | Jan 1993 | A |
5235201 | Honna | Aug 1993 | A |
5272363 | Pezzani | Dec 1993 | A |
5400202 | Metz et al. | Mar 1995 | A |
5453384 | Chatterjee | Sep 1995 | A |
5465189 | Polgreen et al. | Nov 1995 | A |
5517379 | Williams et al. | May 1996 | A |
5576557 | Ker et al. | Nov 1996 | A |
5637900 | Ker et al. | Jun 1997 | A |
5682047 | Consiglio et al. | Oct 1997 | A |
5739998 | Wada | Apr 1998 | A |
5754380 | Ker et al. | May 1998 | A |
5907462 | Chatterjee et al. | May 1999 | A |
5945723 | Mori | Aug 1999 | A |
5977594 | Takao | Nov 1999 | A |
6081002 | Amerasekera et al. | Jun 2000 | A |
6215135 | Schroder | Apr 2001 | B1 |
6323523 | Lee et al. | Nov 2001 | B1 |
6353247 | Pan | Mar 2002 | B1 |
6423987 | Constapel et al. | Jul 2002 | B1 |
6424013 | Steinhoff et al. | Jul 2002 | B1 |
6469325 | Ishizuka et al. | Oct 2002 | B1 |
6479869 | Hiraga | Nov 2002 | B1 |
6542346 | Chen et al. | Apr 2003 | B1 |
6548865 | Fujihira et al. | Apr 2003 | B2 |
6713841 | Gossner | Mar 2004 | B2 |
20030075726 | Ker et al. | Apr 2003 | A1 |
Number | Date | Country |
---|---|---|
1 045 444 | Oct 2000 | EP |
1 058 308 | Dec 2000 | EP |
61-12072 | Jan 1986 | JP |
00086888 | Feb 2000 | WO |
Number | Date | Country | |
---|---|---|---|
20040046181 A1 | Mar 2004 | US |
Number | Date | Country | |
---|---|---|---|
Parent | PCT/DE02/00547 | Feb 2002 | US |
Child | 10657899 | US |