The present invention relates generally to signal processing and more particularly relates to circuits and methods for recovering a signal from the output of a time encoding machine which maps amplitude information into an asynchronous time sequence.
Most signals in the world in which we live are analog, i.e., cover a continuous range of amplitude values. However, most computer systems for processing these signals are binary digital systems. Generally, synchronous analog-to-digital (A/D) converters are used to capture analog signals and present a digital approximation of the input signal to a computer processor. That is, at precise moments in time synchronized to a system clock, the amplitude of the signal of interest is captured as a digital value. When sampling the amplitude of an analog signal, each bit in the digital representation of the signal represents an increment of voltage, which defines the resolution of the A/D converter. Analog-to-digital conversion is used in numerous applications, such as communications where a signal to be communicated may be converted from an analog signal, such as voice, to a digital signal prior to transport along a transmission line. Applying traditional sampling theory, a band limited signal can be represented with a quantifiable error by sampling the analog signal at a sampling rate at or above what is commonly referred to as the Nyquist sampling rate.
While traditional A/D conversion techniques have been effective, techniques based on amplitude sampling have limitations. For example, it has been a continuing trend in electronic circuit design to reduce the available operating voltage provided to integrated circuit devices. In this regard, over the last decade, power supply voltages have decreased from five volts to three volts and there remains a desire to reduce this further, such as to one volt or less. While digital signals can be readily processed at the lower supply voltages, traditional synchronous sampling of the amplitude of a signal becomes more difficult as the available power supply voltage is reduced and each bit in the A/D or D/A converter reflects a substantially lower voltage increment. Thus, there remains a need to develop circuits and methods for performing high resolution A/D and D/A conversion using substantially lower power supply voltages which will be desired in future designs.
In contrast to sampling a signal using synchronous A/D converters, circuits are known for performing asynchronous time encoding of a signal. One such circuit, referred to as an asynchronous sigma delta modulator (ASDM) is disclosed in U.S. Pat. No. 6,087,968 to Roza (“the '968 patent”). An example of such an ASDM is illustrated herein in
While the '968 patent discloses the use of an ASDM to time encode an analog signal, certain characteristics of the ASDM circuit were not previously appreciated. For example, the '968 patent does not disclose a method of designing the ASDM in order to have the ASDM output signal be fully invertible, i.e., allow for theoretically perfect recovery of the input signal. Further, the '968 patent does not disclose that the ASDM is a non-linear system and that a non-linear recovery method is required to fully take advantage of this circuit.
It is an object of the present invention to provide circuits and methods to encode and decode a band limited signal using asynchronous processes.
It is another object of the present invention to provide non-linear operations for recovering an input signal from the output of a time encoding machine, such as an ASDM or integrate and fire neuron circuit.
It is an object of the present invention to provide an improved method of recovering an input signal from the output of an asynchronous sigma delta modulator (ASDM).
In accordance with the present invention, a method is provided for recovering an input signal x(t) from the output signal of a Time Encoding Machine (TEM) which provides a binary asynchronous time sequence in response to a bounded input signal x(t). The method includes receiving the asynchronous time sequence from the TEM and measuring the transition times, such as the time of zero crossings, of the TEM output signal. From the TEM transition times, a set of weighted impulse functions is generated. The generation of weighted impulse functions can be computed, such as by applying an algorithm that resolves a non-linear recursive relationship or matrix form non-linear relationship. The input signal can be recovered by applying the set of weighted impulse functions to an impulse response filter. If the transition times are exactly known, the TEM is fully invertible and the input signal can be exactly recovered by the present methods. If the transition times are quantized, the quantization level determines the accuracy of recovery in a manner that is analogous to conventional amplitude sampling.
In one embodiment, the weighted impulse functions are a set of weighted Dirac delta functions which are centered in the time interval of successive zero crossings of the TEM output. The weighting value for each impulse function is related to the design parameters of the TEM and the transition times. For example, the weighted impulse functions can have weighting value coefficients ck which can be expressed in matrix form as a column vector, c:
c=G+q
where q is a column vector and
denotes the pseudo-inverse of matrix G. The input signal x(t) can be recovered from the vector c by passing a train of impulse functions weighted by this vector through an ideal impulse response filter. The impulse response filter can be described as g(t)=sin(Ωt)/πt. The recovery of the input signal can then be expressed in matrix form as: x(t)=gc, where g is a row vector, g=[g(t−sk)]T.
The TEM can take on many forms so long as the transition times from the TEM output relate to the input signal in an invertible manner. Examples of TEM circuits include an asynchronous sigma delta modulator circuit and an integrate and fire neuron circuit.
The methods of the present invention can be embodied in a time decoding machine (TDM) circuit. The TDM will generally be formed using a digital microprocessor or digital signal processing integrated circuit which has been programmed to carry out the methods of the present invention.
Further objects, features and advantages of the invention will become apparent from the following detailed description taken in conjunction with the accompanying figures showing illustrative embodiments of the invention, in which:
Throughout the figures, the same reference numerals and characters, unless otherwise stated, are used to denote like features, elements, components or portions of the illustrated embodiments. Moreover, while the subject invention will now be described in detail with reference to the figures, it is done so in connection with the illustrative embodiments. It is intended that changes and modifications can be made to the described embodiments without departing from the true scope and spirit of the subject invention as defined by the appended claims.
The present invention uses time encoding to digitize an analog signal and also uses appropriate non-linear decoding methods for subsequent recovery of the input signal. Thus, the systems and methods described apply to analog-to-digital (A/D) conversion and digital-to-analog (D/A) conversion using time encoding of a signal.
In the present application, the concepts of a time encoding machine (TEM) and time decoding machine (TDM) are introduced. As used herein, a TEM is a circuit or process which receives a bounded input signal and generates an asynchronous set of binary transitions, the timing of which are related to the amplitude of the input signal. More generally, a TEM is a circuit or process which maps amplitude information into time information. A time decoding machine is a circuit or process which is responsive to transition time data from a TEM and can process the transition time data to recover the input signal with arbitrary accuracy.
The block diagram of
The underlying operating principle of a TEM can be understood by reference to
In the steady state, the TEM output signal z(t) can assume one of two states. In the first state, the TEM is in the state z(t)=−b and the input to the Schmitt trigger increases from −δ to δ. When the output of the integrator circuit 110 reaches the maximum value δ, a transition of the output z(t) from −b to b is triggered and the feedback signal applied to adder 105 becomes negative. In the second steady state of operation, the TEM is in the state z(t)=b and the integrator output steadily decreases from δ to −δ. When the maximum negative value −δ is reached, z(t) will reverse to −b. Thus, a transition of the output of the TEM from −b to b or from b to −b takes place each time the integrator output reaches the triggering threshold δ or −δ. The timing of these transitions, which result in the zero crossings, to . . . tk, depends on both the amplitude of the input signal x(t) and the design parameters of the TEM, such as the hysteresis of the Schmitt trigger, δ. Thus, the TEM is effectively mapping amplitude information into timing information using a signal dependent sampling mechanism.
The Schmitt trigger 115 can be characterized by two design parameters: the output voltage swing (b, −b) and the hysteresis value, δ. In order for the ASDM of
The set of trigger times tk which comprise the output of the TEM can be expressed by the recursive equation:
for all integer values of k, i.e., k, kεZ. where κ is the integration constant of the TEM, δ is the hysteresis value of the Schmitt trigger in the TEM and b is the amplitude output voltage swing of the TEM output.
By dividing by b on both sides of equation (2), the output can be normalized and can be expressed as:
for all k, kεZ, i.e., k is an element of the set of all integer numbers. Therefore, the increasing time sequence (tk), kεZ, can be generated by an equivalent circuit with integration constant κ=1 and a Schmidt trigger with parameters κδ/b and 1. In what follows, without any loss of generality, this simplified version of the TEM will be used.
The input to the TEM is a bounded function
x(t) with |x(t)|≦c<1 for all t, tεR, i.e., t is an element of the set of all real numbers. The output of the TEM is function z taking two values z: R→{−1,1} for all t, tεR, with transition times tk, kεZ, generated by the recursive equation
for all k, kεZ. This equation illustrates the mapping of the amplitude information of the signal x(t), tεR, into the time sequence (tk), kεZ.
In the description that follows, the operation of the TEM is evaluated for the case where the input signal is a constant DC value. For this example, it is assumed that the TEM takes the form substantially presented in
and, therefore, tk+1>tk, kεZ.
The integrator output, y(t), and the TEM output, z(t) for the case where the input signal is a constant value, are illustrated in the graphs of
for all k, kεZ.
The mean value (the 0-th order Fourier-series coefficient) of z(t) can be expressed as:
Equation 6 illustrates that the input signal and the output signal from the TEM have the same average value.
The transition times from the TEM output can be measured using conventional circuits and methods.
The operation of the Time Decoding Machine (TDM) 210 will be described in connection with the flow chart of
The values of the weighting coefficients can be determined from the transition times, tk, and the Schmitt trigger hysteresis value, δ (step 520). The coefficients ck can be expressed in matrix form as a column vector, c:
where G+ denotes the pseudo-inverse of matrix G.
The input signal x(t) can be recovered from the vector c by passing this vector through an ideal impulse response filter (Step 530). The impulse response filter can be described as g(t)=sin (Ωt)/πt. Such a filter can be formed as a digital filter using suitable programming of processor 420 (
x(t)=gc, where g is a row vector, g=[g(t−sk)]T (Eq. 8)
The method steps described in connection with the flow diagram of
In the method described above, perfect signal recovery can be achieved with knowledge of the signal bandwidth, upper bound on the signal amplitude with respect to the output swing of the Schmitt trigger and the hysteresis value of the Schmitt trigger, δ, and exact knowledge of the transition times, tk. However, in many practical cases, errors are attributable in determining the values of the trigger times in z(t) as well as in determining the exact value of the hysteresis.
The error associated with the measurement of the trigger times results from quantization of the timing information such that the transition times are not exactly known, i.e., the times are known within the quantization level used. It can be shown that the resulting error from time encoding is comparable to that of amplitude sampling, when the same number of bits of resolution are used in each case.
A reasonable comparison between the effects of amplitude and time quantization can be established if we assume that the quantized amplitudes and quantized trigger times are transmitted at the same bitrate. Since x(sk) and Tk are associated with the trigger times tk and tk+1, the same transmission bitrate is achieved if the x(sk)'s and the Tk's are represented by the same number of bits N. With −c≦x≦c, the amplitude quantization step amounts to ε=2c/2N.
For time encoding Tmin=minκεZTk≦TK≦maxkεZTk=Tmax or equivalently 0≦Tk−Tmin≦Tmax−Tmin. Therefore, if Tmin is exactly known, then only measuring Tk−Tmin, kεZ, in the range (0,Tmax−Tmin) is needed. Hence:
where Δ is the quantization step of the time sequence. Equation 9 illustrates how the quantization step of the time sequence is related to the amplitude quantization step.
The hysteresis value δ is often determined by analog components in the TEM, such as resistors and capacitors which exhibit a base line tolerance as well as variations over temperature, time and the like. The error that is associated with variations in the exact value of δ can be substantially eliminated by the use of a compensation method that is described below.
In the case where the TEM is embodied as an ASDM, such as illustrated in
The band limited signal x can be perfectly recovered from its associated trigger times (tk), kεZ, as
where H+ denotes the pseudo-inverse of H. Furthermore,
xl(t)=hPlq,
where Pl is given by
More generally, by defining a matrix B with ones on two diagonals:
the input signal recovery algorithm can be expressed:
x(t)=gT(t)[(B−1)(BG(B−1)T)+[Bq] (Eq. 11)
The two diagonal row B matrix illustrated above is but one form of processing which can be used. It will be appreciated that other general expressions of this matrix can also be applied.
The compensation δ-insensitive recovery algorithm achieves perfect recovery. Simulation results for the δ-sensitive and δ-insensitive recovery algorithms are shown in
The δ-insensitive recovery algorithm recognizes that in two consecutive time periods of tk, the period of each cycle is dependent on δ and the output changes polarity from b to −b or vice versa. By looking at the output z(t) over two consecutive time periods, i.e., tn, tn+2, the error in the recovered version of x(t) attributable to δ can effectively be eliminated.
The term Δ represents the absolute refractory period of the circuit, which is a small but finite time period between the time the integrator resets and the time the integrator begins its next integration period. The absolute refractory period alters the transfer function of the integrator from h(t)=1 for t≧0 and h(t)=0 for all other t, to h(t)=1 for t≧Δ and h(t)=0 for all other t. Due to the bias signal b, the integrator output y=y(t) is a continuously increasing function. The output of the TEM is a time sequence (tk), kεZ.
The output of the TEM of
for all k, kεZ.
For all input stimuli x=x(t), tεR, with |x(t)|≦c<b, the distance between consecutive trigger times tk and tk+1 is given by:
for all k, kεZ.
The circuit of
h(t)=(1/κ)e−t t≧0; h(t)=0 otherwise.
The present invention provides systems and methods for digitizing an analog signal using time encoding rather than amplitude encoding of the signal. The present methods also provide for recovery of the time encoded signal with an error which is comparable to that of traditional amplitude encoding when the sampling occurs at or above the Nyquist sampling rate. The present methods are particularly well suited for low voltage analog applications where amplitude sampling may be limited by the small voltage increments represented by each bit when high resolution sampling is required with only a limited voltage supply. The ability to accurately encode analog signals using limited supply voltages makes the present circuits and methods well suited to use in nano-scale integration applications.
Although the present invention has been described in connection with specific exemplary embodiments, it should be understood that various changes, substitutions and alterations can be made to the disclosed embodiments without departing from the spirit and scope of the invention as set forth in the appended claims.
The present application is a continuation of International Patent Application No. PCT/US03/033869, filed Oct. 27, 2003, published on May 6, 2004 as International Patent Publication No. WO 04/039021, which claims priority from U.S. Provisional Patent Application Nos. 60/421,474 filed Oct. 25, 2002 and 60/421,675 filed Oct. 28, 2002, the disclosures of which are incorporated herein by reference in their entirety, and from which priority is claimed.
Number | Name | Date | Kind |
---|---|---|---|
5079551 | Kimura et al. | Jan 1992 | A |
5200750 | Fushiki et al. | Apr 1993 | A |
5392042 | Pellon | Feb 1995 | A |
5392044 | Kotzin et al. | Feb 1995 | A |
5393237 | Roy et al. | Feb 1995 | A |
5396244 | Engel | Mar 1995 | A |
5424735 | Arkas et al. | Jun 1995 | A |
5561425 | Therssen | Oct 1996 | A |
5568142 | Velazquez et al. | Oct 1996 | A |
5815102 | Melanson | Sep 1998 | A |
6087968 | Roza | Jul 2000 | A |
6121910 | Khoury et al. | Sep 2000 | A |
6177893 | Velazquez et al. | Jan 2001 | B1 |
6332043 | Ogata | Dec 2001 | B1 |
6369730 | Blanken et al. | Apr 2002 | B1 |
6441764 | Barron et al. | Aug 2002 | B1 |
6476749 | Yeap et al. | Nov 2002 | B1 |
6476754 | Lowenborg et al. | Nov 2002 | B2 |
6511424 | Moore-Ede et al. | Jan 2003 | B1 |
6515603 | McGrath | Feb 2003 | B1 |
6646581 | Huang | Nov 2003 | B1 |
6744825 | Rimstad et al. | Jun 2004 | B1 |
7028271 | Matsugu et al. | Apr 2006 | B2 |
7336210 | Lazar | Feb 2008 | B2 |
7479907 | Lazar | Jan 2009 | B2 |
20080100482 | Lazar | May 2008 | A1 |
Number | Date | Country | |
---|---|---|---|
20050190865 A1 | Sep 2005 | US |
Number | Date | Country | |
---|---|---|---|
60421474 | Oct 2002 | US | |
60421675 | Oct 2002 | US |
Number | Date | Country | |
---|---|---|---|
Parent | PCT/US03/33869 | Oct 2003 | US |
Child | 11049401 | US |