Claims
- 1. A timing verification system for verifying timing paths in a circuit design including a plurality of interconnected devices comprising:charge determining means for determining a plurality of charges at a corresponding plurality of specific nodes within a circuit, each of the plurality of charges corresponding to a specific configuration of devices and including model generation means for generating a plurality of models corresponding to said plurality of nodes, each of said plurality of models representing defining a charge within a specific configuration based upon characteristics of a device in said specific configuration, each said specific configuration including at least one MOS device having a gate connected to either one of a rising voltage input or a falling voltage input; a source at a voltage of either one of VSS or VDD or a terminal of a spearate MOS device; and a drain at a voltage of either one of VSS or VDD or a terminal of a spearate MOS device; and delay determining means for determining delays in paths in a selected circuit design to be verified using selected ones of said plurality of charges corresponding to one of the specific configurations representative of that circuit design.
- 2. The timing verification system of claim 1, wherein said charge determining means includes:charge calculation means for determining a charge for a node in said circuit design based upon one of said plurality of models corresponding to a configuration at said node and characteristics of a device at said node.
- 3. The timing verification system of claim 2, wherein said model generation means includes:means for creating a set of configurations of devices; means for simulating signals in said set of configurations for a plurality of characteristic values of said devices; means for determining charges at nodes in said set of configurations of devices based upon said signals; and means for generating models of charges based upon said charges and said plurality of characteristics of said devices.
- 4. The timing verification system of claim 3, wherein said means for simulating signals simulates signals based upon predetermining operating conditions that include temperature.
- 5. The timing verification system of claim 4, wherein said predetermined operating conditions correspond to operating conditions of said circuit design.
- 6. The timing verification system of claim 3, wherein said means for generating models includes means for applying curve fitting techniques to said charges.
- 7. The timing verification system of claim 3, wherein said means for generating models includes means for determining at least two models corresponding to charges, a first model which exceeds each of the charges determined by simulation, and a second model which is less than each of the charges determined by simulation.
- 8. The timing verification system of claim 2, wherein said models correspond to at least one of a minimum charge at a gate of a device, a maximum charge at a gate of a device, a minimum charge at a drain of a device, and a maximum charge at a drain of a device.
- 9. A method for verifying timing of paths in a circuit design including a plurality of interconnected devices, said method comprising the steps of:determining a plurality of charges at a corresponding plurality of specific nodes within a circuit, by generating a plurality of models corresponding to said plurality of nodes, each of said plurality of models representing defining a charge within a specific configuration based upon characteristics of a device in said specific configuration, each of said specific configuration including at least one MOS device having a gate connected to either one of a rising voltage input or a falling voltage input; a source at a voltage of either one of VSS or VDD or a terminal of a separate MOS device; and a drain at a voltage of either one of VSS or VDD or a terminal of a separate MOS device; and determining delays in paths in said circuit design using selected ones of said plurality of charges corresponding to configurations in said circuit design.
- 10. The method of claim 9, wherein said generating step includes the steps of:creating a set of configurations of devices; simulating signals in said set of configurations for a plurality of characteristic values of said devices; determining charges at nodes in said set of configurations of devices based upon said signals; and generating models of charges based upon said charges and said plurality of characteristics of said devices.
Parent Case Info
This application is a continuation of U.S. patent application Ser. No. 09/085,265, filed May 26, 1998 now abandon.
US Referenced Citations (5)
Continuations (1)
|
Number |
Date |
Country |
Parent |
09/085265 |
May 1998 |
US |
Child |
09/208780 |
|
US |