The present invention relates generally to an improved semiconductor structure for high density device arrays, and in particular to a trench DRAM cell array, and to a process for its formation.
There are two major types of random-access memory cells, dynamic and static. Dynamic random-access memories (DRAMs) can be programmed to store a voltage which represents one of two binary values, but require periodic reprogramming or “refreshing” to maintain this voltage for more than very short time periods. Static random-access memories are so named because they do not require periodic refreshing.
DRAM memory circuits are manufactured by replicating millions of identical circuit elements, known as DRAM cells, on a single semiconductor wafer. Each DRAM cell is an addressable location that can store one bit (binary digit) of data. In its most common form, a DRAM cell consists of two circuit components: a field effect transistor (FET) and a capacitor.
The body of the FET 46 is connected to the body line 76, which is used to apply a fixed potential to the body. In a present day conventional bulk silicon DRAM, this connection is provided directly to the silicon bulk in which the array devices are formed. However, in SOI or other oxide isolated devices, a separate means of body connection is needed to maintain the body potential. Body lines are used to avoid floating body threshold voltage instabilities that occur when FETs are used on silicon-on-insulator (SOI) substrates. These threshold voltage instabilities occur because the body of the FET does not have a fixed potential. Threshold voltage is a function of the potential difference between the source and the body of a FET, so if the body does not have a fixed potential, then the threshold voltage will be unstable. Because control of the threshold voltage is especially critical in DRAM cells, a body line may be used to provide the body of the FET with a fixed potential so that the threshold voltage of the FET may thereby be stabilized.
The manufacturing of a DRAM cell includes the fabrication of a transistor, a capacitor, and three contacts: one each to the bit line, the word line, and the reference voltage. DRAM manufacturing is a highly competitive business. There is continuous pressure to decrease the size of individual cells and to increase memory cell density to allow more memory to be squeezed onto a single memory chip, especially for densities greater than 256 Megabits. Limitations on cell size reduction include the passage of both active and passive word lines through the cell, the size of the cell capacitor, and the compatibility of array devices with non-array devices.
Conventional folded bit line cells of the 256 Mbit generation with planar devices have a size of at least 8F2, where F is the minimum lithographic feature size. If a folded bit line is not used, the cell may be reduced to 6 or 7F2. To achieve a smaller size, vertical devices must be used. Cell sizes of 4F2 may be achieved by using vertical transistors stacked either below or above the cell capacitors, as in the “cross-point cell” of W. F. Richardson et al., “A Trench Transistor Cross-Point DRAM Cell,” IEDM Technical Digest, pp. 714-17 (1985). Known cross-point cells, which have a memory cell located at the intersection of each bit line and each word line, are expensive and difficult to fabricate because the structure of the array devices is typically incompatible with that of non-array devices. Other known vertical cell DRAMs using stacked capacitors have integration problems due to the extreme topography of the capacitors.
There is needed, therefore, a DRAM cell having an area of 4F2 or smaller that achieves high array density while maintaining structural commonality between array and peripheral (non-array) features. Also needed is a simple method of fabricating a trench DRAM cell that maximizes common process steps during the formation of array and peripheral devices.
The present invention provides a DRAM cell array having a cell area of 4F2 or smaller which comprises an array of vertical transistors located over an array of trench capacitors. The trench capacitor for each cell is located beneath and to one side of the vertical transistor, thereby decreasing the cell area while maintaining compatibility of the vertical transistors with peripheral devices. Also provided is a simplified process for fabricating the DRAM cell array which may share common process steps with peripheral device formation so as to minimize the fabrication cost of the array.
Additional advantages and features of the present invention will be apparent from the following detailed description and drawings which illustrate preferred embodiments of the invention.
In the following detailed description, reference is made to the accompanying drawings which form a part hereof, and in which is shown by way of illustration specific embodiments in which the invention may be practiced. These embodiments are described in sufficient detail to enable those skilled in the art to practice the invention, and it is to be understood that other embodiments may be utilized, and that structural, logical and electrical changes may be made without departing from the spirit and scope of the present invention.
The terms “wafer” and “substrate” are to be understood as including silicon-on-insulator (SOI) or silicon-on-sapphire (SOS) technology, doped and undoped semiconductors, epitaxial layers of silicon supported by a base semiconductor foundation, and other semiconductor structures. Furthermore, when reference is made to a “wafer” or “substrate” in the following description, previous process steps may have been utilized to form regions or junctions in the base semiconductor structure or foundation. In addition, the semiconductor need not be silicon-based, but could be based on silicon-germanium, germanium, or gallium arsenide. The following detailed description is, therefore, not to be taken in a limiting sense, and the scope of the present invention is defined by the appended claims.
Referring now to the drawings, where like elements are designated by like reference numerals, an embodiment of the device array 40 of the present invention is shown in
The transistor 46 forms a vertical stack of three doped silicon layers resting on top of the isolation layer 62. An exemplary n-channel device, as illustrated in
The transistor 46 is a MOSFET (metal-oxide-semiconductor FET) device having four contacts to other portions of the cell 42 or array 40. First, the drain 70 of the transistor 46 is in contact with the capacitor electrode 80. Second, a conductive bit line 50 formed of polysilicon doped to a second conductivity type (n+) is formed so that it contacts the source 74 of each transistor 46 of a particular column in the array 40. Third, an active word line 48 of a conductive material such as doped polysilicon of a second conductivity type (n+) is formed to act as the gate of each transistor 46, and to electrically connect all of the cells 42 of a given row in the array 40. A thin oxide layer 132 is present between the word line 48 and the body 72 of each transistor 46. Fourth, a body line 76 of a conductive material such as doped polysilicon of a first conductivity type (p+) is formed to contact the body 72 of each transistor 46 in a given row. The presence of the body line 76 serves to avoid floating body threshold voltage instabilities.
The device array 40 is manufactured through a process described as following, and illustrated by
As shown in
Next, as shown in
After removal of the resist, the first set of trenches 110 is filled with silicon oxide by CVD or other suitable process to form a first set of silicon oxide bars 112, as shown in
As shown in
Thermal oxidation is then performed to create an isolation layer 62 under and between the device islands 118, as depicted by
As illustrated in
The polysilicon layer 80 is then etched back to a level approximately 1 micron below the second nitride pad 114, as shown in
Thermal oxidation of the capacitor electrode 80 is now performed by methods known in the art to create a first oxide layer 124 approximately 100 nm thick on top of the electrode 80 in the second set of trenches 116. The second nitride film 122 is then stripped from the sides of the device islands 118 and remaining segments of oxide 112 in trenches 116, preferably by isotropic etching with a nitride etchant such as phosphoric acid, to form the structure shown in
As illustrated in
The resist is stripped, and the third set of trenches is filled with silicon oxide by CVD or known methods, as shown in
The resist is stripped, and the third set of trenches 128 are filled with silicon oxide by CVD or other suitable means to form a second set of silicon oxide bars 134, as shown in
As shown in
As can be seen by the embodiments described herein, the present invention encompasses a trench DRAM cell having an area of 4F2 or smaller that comprises a vertical transistor located over a trench capacitor. As may be readily appreciated by persons skilled in the art, decreasing the size of the DRAM cell while maintaining common process steps with peripheral devices decreases fabrication costs while increasing array density. As a result, a high density and high performance array is produced by a simplified fabrication process.
The above description and drawings illustrate preferred embodiments which achieve the objects, features and advantages of the present invention. It is not intended that the present invention be limited to the illustrated embodiments. Any modification of the present invention which comes within the spirit and scope of the following claims should be considered part of the present invention.
The present application is a divisional of U.S. patent application Ser. No. 12/357,196 which was filed on Jan. 21, 2009, which is a continuation of application Ser. No. 10/962,657, filed Oct. 13, 2004, now U.S. Pat. No. 7,488,641, which is a divisional of application Ser. No. 10/640,387, filed Aug. 14, 2003, now U.S. Pat. No. 6,946,700, which is a continuation application of application Ser. No. 10/152,842, filed May 23, 2002, now U.S. Pat. No. 6,624,033, which is a continuation application of application Ser. No. 09/405,091, filed Sep. 27, 1999, now U.S. Pat. No. 6,395,597, which is a divisional application of application Ser. No. 09/204,072, filed Dec. 3, 1998, now U.S. Pat. No. 5,977,579. The entirety of each of these applications is hereby incorporated by reference.
Number | Name | Date | Kind |
---|---|---|---|
4920389 | Itoh | Apr 1990 | A |
5001526 | Gotou | Mar 1991 | A |
5013680 | Lowrey | May 1991 | A |
5122848 | Lee et al. | Jun 1992 | A |
5181089 | Matsuo et al. | Jan 1993 | A |
5252845 | Kim et al. | Oct 1993 | A |
5302541 | Akazawa | Apr 1994 | A |
5316962 | Matsuo et al. | May 1994 | A |
5334548 | Shen et al. | Aug 1994 | A |
5346834 | Hisamoto et al. | Sep 1994 | A |
5497017 | Gonzales | Mar 1996 | A |
5504357 | Kim et al. | Apr 1996 | A |
5561307 | Mihara et al. | Oct 1996 | A |
5581101 | Ning et al. | Dec 1996 | A |
5677227 | Yang et al. | Oct 1997 | A |
5753947 | Gonzalez | May 1998 | A |
5909618 | Forbes et al. | Jun 1999 | A |
5963469 | Forbes | Oct 1999 | A |
5977579 | Noble | Nov 1999 | A |
6008104 | Schrems | Dec 1999 | A |
6072209 | Noble et al. | Jun 2000 | A |
6091094 | Rupp | Jul 2000 | A |
6150210 | Arnold | Nov 2000 | A |
6150320 | Arnold | Nov 2000 | A |
6150687 | Noble et al. | Nov 2000 | A |
6156607 | Noble et al. | Dec 2000 | A |
6191470 | Forbes et al. | Feb 2001 | B1 |
6395597 | Noble | May 2002 | B2 |
6498062 | Durcan et al. | Dec 2002 | B2 |
6624033 | Noble | Sep 2003 | B2 |
6696746 | Farrar et al. | Feb 2004 | B1 |
6844591 | Tran | Jan 2005 | B1 |
6946700 | Noble | Sep 2005 | B2 |
7071043 | Tang et al. | Jul 2006 | B2 |
7122425 | Chance et al. | Oct 2006 | B2 |
7214621 | Nejad et al. | May 2007 | B2 |
7244659 | Tang et al. | Jul 2007 | B2 |
7262089 | Abbott et al. | Aug 2007 | B2 |
7282401 | Juengling | Oct 2007 | B2 |
7285812 | Tang et al. | Oct 2007 | B2 |
7349232 | Wang et al. | Mar 2008 | B2 |
7384849 | Parekh et al. | Jun 2008 | B2 |
20090130807 | Noble | May 2009 | A1 |
Number | Date | Country |
---|---|---|
0315803 | May 1989 | EP |
63260166 | Oct 1988 | JP |
Number | Date | Country | |
---|---|---|---|
20100297819 A1 | Nov 2010 | US |
Number | Date | Country | |
---|---|---|---|
Parent | 12357196 | Jan 2009 | US |
Child | 12848369 | US | |
Parent | 10640387 | Aug 2003 | US |
Child | 10962657 | US | |
Parent | 09204072 | Dec 1998 | US |
Child | 09405091 | US |
Number | Date | Country | |
---|---|---|---|
Parent | 10962657 | Oct 2004 | US |
Child | 12357196 | US | |
Parent | 10152842 | May 2002 | US |
Child | 10640387 | US | |
Parent | 09405091 | Sep 1999 | US |
Child | 10152842 | US |