Patent Application
20230336889
This disclosure relates generally to image sensors, and in particular but not exclusively, relates to a ramp generator in an image sensor.
Image sensors have become ubiquitous and are now widely used in digital cameras, cellular phones, security cameras as well as in medical, automotive, and other applications. As image sensors are integrated into a broader range of electronic devices, it is desirable to enhance their functionality, performance metrics, and the like in as many ways as possible (e.g., resolution, power consumption, dynamic range, etc.) through both device architecture design as well as image acquisition processing. The technology used to manufacture image sensors has continued to advance at a great pace. For example, the demands of higher resolution and lower power consumption have encouraged the further miniaturization and integration of these devices.
A typical complementary metal oxide semiconductor (CMOS) image sensor operates in response to image light from an external scene being incident upon the image sensor. The image sensor includes an array of pixels having photosensitive elements (e.g., photodiodes) that absorb a portion of the incident image light and generate image charge upon absorption of the image light. The image charge photogenerated by the pixels may be measured as analog output image signals on column bitlines that vary as a function of the incident image light. In other words, the amount of image charge generated is proportional to the intensity of the image light, which are read out as analog signals from the column bitlines and converted to digital values to produce digital images (i.e., image data) that represent the external scene.
Analog to digital converters (ADCs) are often used in CMOS image sensors (CIS) to convert the charge into a digital representation of the charge by the image sensor. The ADCs generate the digital representations of the charge based on a comparison of an image charge signal to a reference voltage signal. The reference voltage signal may conventionally be a ramp signal provided by a ramp generator and the comparison may conventionally be performed by a comparator, which provides an output that can be used with a counter to generate the digital representation of the image charge.
It is appreciated that the ramp settling time, or delay, of the ramp signal that is generated by the ramp generator and received by the comparator can limit the maximum frame rate of the image sensor. Thus, reducing the ramp settling time of the ramp signal that is received by the comparator can increase the maximum frame rate and therefore the performance of the image sensor.
Non-limiting and non-exhaustive embodiments of the present invention are described with reference to the following figures, wherein like reference numerals refer to like parts throughout the various views unless otherwise specified.
Corresponding reference characters indicate corresponding components throughout the several views of the drawings. Skilled artisans will appreciate that elements in the figures are illustrated for simplicity and clarity and have not necessarily been drawn to scale. For example, the dimensions of some of the elements in the figures may be exaggerated relative to other elements to help to improve understanding of various embodiments of the present invention. In addition, common but well-understood elements that are useful or necessary in a commercially feasible embodiment are often not depicted in order to facilitate a less obstructed view of these various embodiments of the present invention.
Examples directed to an imaging system including a readout circuit including a current integration ramp generator having a low power ramp settling assist circuit with a trimming control circuit are described herein. In the following description, numerous specific details are set forth to provide a thorough understanding of the examples. One skilled in the relevant art will recognize, however, that the techniques described herein can be practiced without one or more of the specific details, or with other methods, components, materials, etc. In other instances, well-known structures, materials, or operations are not shown or described in detail in order to avoid obscuring certain aspects.
Reference throughout this specification to “one example” or “one embodiment” means that a particular feature, structure, or characteristic described in connection with the example is included in at least one example of the present invention. Thus, the appearances of the phrases “in one example” or “in one embodiment” in various places throughout this specification are not necessarily all referring to the same example. Furthermore, the particular features, structures, or characteristics may be combined in any suitable manner in one or more examples.
Spatially relative terms, such as “beneath,” “below,” “over,” “under,” “above,” “upper,” “top,” “bottom,” “left,” “right,” “center,” “middle,” and the like, may be used herein for ease of description to describe one element or feature’s relationship to another element(s) or feature(s) as illustrated in the figures. It will be understood that the spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures. For example, if the device in the figures is rotated or turned over, elements described as “below” or “beneath” or “under” other elements or features would then be oriented “above” the other elements or features. Thus, the exemplary terms “below” and “under” can encompass both an orientation of above and below. The device may be otherwise oriented (rotated ninety degrees or at other orientations) and the spatially relative descriptors used herein interpreted accordingly. In addition, it will also be understood that when an element is referred to as being “between” two other elements, it can be the only element between the two other elements, or one or more intervening elements may also be present.
Throughout this specification, several terms of art are used. These terms are to take on their ordinary meaning in the art from which they come, unless specifically defined herein or the context of their use would clearly suggest otherwise. It should be noted that element names and symbols may be used interchangeably through this document (e.g., Si vs. silicon); however, both have identical meaning.
As will be discussed, various examples of an imaging system including a readout circuit having a current integration ramp generator with a low power ramp settling assist circuit with a trimming control circuit are described. In various examples, the ramp generator is a current integration ramp generator including an operational amplifier configured as an integrator with feedback capacitor coupled between an input and an output of the operational amplifier. An integration current source is also coupled to the input of the operational amplifier. In the examples, a low power ramp settling assist circuit includes an assist current source that is coupled between the output of the current integration ramp generator and ground. In the examples, the low power ramp settling assist circuit provides an assist current from the output of the ramp generator to ground that is switched on during a ramp event or a ramp phase of the output ramp signal of the ramp generator. For purposes of this disclosure, it is appreciated that a ramp event of the output ramp signal is the time during which the ramp signal decreases continuously. In another example, it is appreciated that the ramp event of the output ramp signal could also be considered as the time during which the ramp signal increases continuously. An output capacitor coupled to the output of the ramp generator is discharged by an assist current, which therefore reduces a ramp settling time of the ramp signal that is caused by loading of the output of the ramp generator, which therefore improves the maximum frame rate and image sensor performance. In the various examples, the low power settling assist circuit is trimmed with a trimming control circuit, which can therefore adjust an assist current provided by the low power settling assist circuit to accommodate for pressure, volume, temperature (PVT) variations and/or process variations in accordance with the teachings of the present invention.
To illustrate,
In various examples, each pixel circuit 104 may include one or more photodiodes configured to photogenerate image charge in response to incident light. The image charge generated in each photodiode is transferred to a floating diffusion included in each pixel circuit 104, which is converted to an image signal and then read out from each pixel circuit 104 by readout circuit 106 through column bitlines 112. In the various examples, readout circuit 106 may read out a row of image data at a time along readout column bitlines 112 (illustrated) or may read out the image data using a variety of other techniques (not illustrated), such as a serial readout or a full parallel readout of all pixel circuits 104 simultaneously.
In various examples, readout circuit 106 may include amplification circuitry, an analog to digital converter (ADC), or otherwise. In the depicted example, ADC 118 includes a comparator circuit 116 coupled to receive the image signals from pixel array 102 through the column bitlines 112. In one example, the comparator circuit 116 may include a plurality of comparators coupled to receive the image signals through the bitlines 112. In the example, each of the comparators included in comparator circuit 116 is also coupled to receive a ramp signal 140 from a ramp generator 114 as shown. In the example, each comparator included in comparator circuit 116 may be used to determine a digital representation of the image signal using a counter based on a comparison of ramp signal 140 to the image signal voltage level received through bitlines 112. As will be discussed in further detail below, in various examples the ramp generator 114 is a current integration ramp generator. In the various examples, the ramp settling time, or delay, of the ramp signal 140 that is generated by the ramp generator 114 and received by the comparator circuit 116 is reduced with a low power settling assist circuit to increase the maximum frame rate and therefore improve the performance of the imaging system 100. In the various examples, the low power settling assist circuit is trimmed with a trimming control circuit, which can therefore adjust an assist current provided by the low power settling assist circuit to accommodate for pressure, volume, temperature (PVT) variations and/or other conditions in accordance with the teachings of the present invention.
In the example, the digital image data values generated by ADC 118 may then be received by function logic 108. Function logic 108 may simply store the digital image data or even manipulate the digital image data by applying post image effects (e.g., crop, rotate, remove red eye, adjust brightness, adjust contrast, or otherwise).
In one example, control circuit 104 is coupled to pixel array 102 to control operation of the plurality of photodiodes in pixel array 102. For example, control circuit 104 may generate a shutter signal for controlling image acquisition. In one example, the shutter signal is a global shutter signal for simultaneously enabling all pixel circuits 104 within pixel array 102 to simultaneously capture their respective image data during a single acquisition window. In another example, the shutter signal is a rolling shutter signal such that each row, column, or group of pixels is sequentially enabled during consecutive acquisition windows. In another example, image acquisition is synchronized with lighting effects such as a flash.
In one example, imaging system 100 may be included in a digital camera, cell phone, laptop computer, or the like. Additionally, imaging system 100 may be coupled to other pieces of hardware such as a processor (general purpose or otherwise), memory elements, output (USB port, wireless transmitter, HDMI port, etc.), lighting/flash, electrical input (keyboard, touch display, track pad, mouse, microphone, etc.), and/or display. Other pieces of hardware may deliver instructions to imaging system 100, extract image data from imaging system 100, or manipulate image data supplied by imaging system 100.
As shown in
In operation, the assist current source 240 is configured to conduct an assist current IASSIST246 from the output of the operational amplifier 224 to ground in response to the reset switch 228 being turned off, which corresponds to a ramp event occurring in the ramp voltage VRAMP220. In the depicted example, the ramp switch 244 is also turned on during the ramp event occurring in the ramp voltage VRAMP220 in order to conduct the assist current IASSIST246 from the output of the operational amplifier 224 to ground during the ramp event. The current Ic 242 represents the current that is discharged from the output capacitor COUT238 and the current IIN240 represents the current that would be absorbed by the output of the operational amplifier 224 without the assist current source 240 due to the discharge of the output capacitor COUT238.
In particular, the assist current IASSIST246 is configured to be substantially equal in magnitude to the discharge current Ic 242 of the output capacitor COUT238 during the ramp event in the ramp voltage VRAMP220. Therefore, the input current IIN240 that would otherwise need to be absorbed by the output of the operational amplifier 224 remains substantially zero and the operational amplifier 224 does not need to resettle in accordance with the teachings of the present invention. As such, the ramp voltage VRAMP220 is much closer to an ideal ramp signal with substantially no ramp settling time delay and a sharper corner at the beginning of the ramp event in accordance with the teachings of the present invention.
As shown in the example depicted in
In particular, at time T1 when the ramp event or ramp phase starts in ramp voltage signal VRAMP320, the integration current IINT332 goes through the feedback capacitor CF326 and the ramp voltage signal VRAMP320 starts to ramp down. At this time, the output capacitor COUT338 needs to discharge with capacitor current Ic 342. With the assist current source 240 providing the assist current IASSIST246, which has a magnitude substantially equal to the capacitor current Ic 342, the input current IIN340 absorbed by the output of the remains substantially zero, which enables the ideal ramp signal 384 at time T1 as shown. Thus, it is appreciated that the assist current IASSIST346, the input current IIN340, and the ramp voltage signal VRAMP320 at time T1 can be represented according to the equations:
With respect to the assist current IASSIST346 described equation (3), it is noted that the capacitance value of output capacitor COUT338 may include the capacitance provided by a polysilicon capacitor as well as the gate to source capacitance of a source follower transistor coupled to the output of the operational amplifier 224. In addition, the capacitance value of feedback capacitor CF226 may include the capacitance provided by a metal oxide metal capacitor coupled between the inverting input and the output of the operational amplifier 224. Therefore, it is appreciated that the process variations that may occur should also be considered when trimming the assist current source 240.
In operation, it is further appreciated that with the ramp signal RAMP 344 configured to be off during a non-ramp events (e.g., at time T0) or prior to the ramp event at time T1, extra power consumption due to the assist current IASSIST346 is saved with the ramp switch 244 being turned off during non-ramp events (e.g., at time T0). Furthermore, as shown in
For instance, as shown in
In operation, the assist current source 440 is configured to conduct an assist current IASSIST446 from the output of the operational amplifier 424 to ground in response to the reset switch 428 being turned off, which corresponds to a ramp event occurring in the ramp voltage VRAMP420. In the depicted example, the ramp switch 444 is also turned on during the ramp event occurring in the ramp voltage VRAMP420 in order to conduct the assist current IASSIST446 from the output of the operational amplifier 424 to ground during the ramp event. The current Ic 442 represents the current that is discharged from the output capacitor COUT438 and the current IIN440 represents the current that would be absorbed by the output of the operational amplifier 424 without the assist current source 440 due to the discharge of the output capacitor COUT438.
Some of the differences between the current integration ramp generator with a low power ramp settling assist circuit shown in
As shown in the example depicted in
As shown in the example depicted in
In one example, the trimming memory of trimming control circuit 460 may be implemented with a trimming register that is configured to store a trimming code 470. In one example, the trimming code 470 may be initialized to be a preset code, which may then be incremented (e.g., “+1”) as shown until the latch enable signal latch_en 466 flips (e.g., 0 to 1 or 1 to 0) in response to the output flag FLAG 454 received from the comparator 452 of the monitor circuit 450. In another example, it is appreciated that the logic of the trimming circuit can be reversed such that the trimming code 470 is decremented (e.g., “-1”) or otherwise adjusted until the latch enable signal latch_en 466 flips (e.g., 0 to 1 or 1 to 0) in response to the output flag FLAG 454 received from the comparator 452 of the monitor circuit 450 in response to the comparison of the inverting and non-inverting inputs of the operational amplifier 424.
Once the latch enable signal latch_en 466 has flipped (e.g., 0 to 1 or 1 to 0) in response to the output flag FLAG 454 of comparator 452 flipping (e.g., 0 to 1 or 1 to 0), the trimming code 470 is set, which is then saved in trimming memory 468 and used to control or trim the assist current source 440 via the trimming signal 462 when generating the assist current IASSIST446 in accordance with the teachings of the present invention.
As shown in the example depicted in
In one example, the first switch sw0456 and the second switch sw1458 are also turned on at time T1 when the ramp signal RAMP transitions top the high level (e.g., “1”). As such, the monitor circuit 450 begins monitoring the inverting and non-inverting inputs of the operational amplifier 424. At this time, assuming the write enable input WR_EN of the trimming memory 468 is enabled at time T1, the trimming code 470 is incremented from an initial value until time T2 when the output flag FLAG 554 flips from a low level to a high level (e.g., 0 to 1). At time T2, the trimming code 470 is recorded or saved in the trimming memory 468. In various examples, the recorded or saved trimming code 470 may be written back into the trimming memory 468 at a later or different time as a default value in accordance with the teachings of the present invention.
For instance, as shown in
In operation, the assist current source 640 is configured to conduct an assist current IASSIST646 from the output of the operational amplifier 624 to ground in response to the reset switch 628 being turned off, which corresponds to a ramp event occurring in the ramp voltage VRAMP620. In the depicted example, the ramp switch 644 is also turned on during the ramp event occurring in the ramp voltage VRAMP620 in order to conduct the assist current IASSIST646 from the output of the operational amplifier 624 to ground during the ramp event. The current Ic 642 represents the current that is discharged from the output capacitor COUT638 and the current IIN640 represents the current that would be absorbed by the output of the operational amplifier 624 without the assist current source 640 due to the discharge of the output capacitor COUT438.
Similar to the current integration ramp generator with a low power ramp settling assist circuit shown in
One the differences between the current integration ramp generator with a low power ramp settling assist circuit shown in
As shown in the example depicted in
As shown in the example depicted in
If decision block 874 determines that the flag has tripped, or the Flag = 1, the trimming code is latched or stored in the trimming memory at process block 880. The latch enable signal latch_en is then set to 0, which disables the write enable input of the trimming memory, at process block 882 and processing ends.
In another example, it is appreciated that processing from process block 882 may instead continue at process block 876. In this example, the trimming code is latched or stored in the trimming memory only at the first occurrence of Flag=1.
Referring back to the example depicted in
If decision block 878 determines that the trimming code has been incremented to the maximum value (e.g., trim_code = 0xFF), then processing ends. If decision block 878 determines that the trimming code has not yet been incremented to the maximum value (e.g., trim_code < 0xFF), then processing loops back to decision block 874.
The above description of illustrated examples of the invention, including what is described in the Abstract, is not intended to be exhaustive or to limit the invention to the precise forms disclosed. While specific examples of the invention are described herein for illustrative purposes, various modifications are possible within the scope of the invention, as those skilled in the relevant art will recognize.
These modifications can be made to the invention in light of the above detailed description. The terms used in the following claims should not be construed to limit the invention to the specific examples disclosed in the specification. Rather, the scope of the invention is to be determined entirely by the following claims, which are to be construed in accordance with established doctrines of claim interpretation.
