Patent Application
20050105185
This invention generally relates to thermally tunable devices such as thermo-optically tunable thin film optical filters.
There is a family of devices that are based on thermo-optically tunable, thin-film optical filters. These devices, which are made from amorphous semiconductor materials, exploit what had previously been viewed as an undesirable property of amorphous silicon, namely, its large thermo-optic coefficient. The performance of these devices is based on trying to maximize thermo-optic tunability in thin-film interference structures, instead of trying to minimize it as is often the objective for conventional fixed filters. The devices are characterized by a pass band centered at a wavelength that is controlled by the temperature of the device. In other words, by changing the temperature of the device one can shift the location of the pass band back and forth over a range of wavelengths and thereby control the wavelength of the light that is permitted to pass through (or be reflected by) the device.
The basic structure for the thermo-optically tunable thin film filter is a single cavity Fabry-Perot type filter 10, as illustrated in
To achieve control over the temperature of the device, at least some embodiments include a ZnO or polysilicon heater film 12 integrated into the multilayer structure. The heater film is both electrically conductive and optically transparent at the wavelength of interest (e.g. 1550 nm). Thus, by controlling the current that is passed through the film, one can control the temperature of the filter.
The thermal tuning that is achievable by this thermo-optically tunable filter is illustrated by
In general, in one aspect, the invention features an optical device including: a glass substrate; a crystalline silicon layer bonded to the glass substrate; and a thermally tunable thin-film optical filter fabricated on top of the crystalline silicon layer.
Other embodiments include one or more of the following features. The optical filter is designed to operate on an optical signal of wavelength λ and wherein the glass substrate is transparent to light of wavelength λ. The thermally tunable optical filter is a thermo-optically tunable thin film optical filter. The optical device also includes a heating element on the crystalline silicon layer and circumscribed about the optical filter. Alternatively, the optical device includes electrical contacts formed on the crystalline silicon layer for supplying electrical current to the silicon layer so as to use the silicon layer as a heater. The crystalline silicon heater layer is a doped crystalline silicon layer. The glass substrate is made of Pyrex or a borosilicate glass. The glass substrate is characterized by a CTE that is matched to the CTE of the optical filter. The thin film optical filter includes one or more layers comprising amorphous semiconductor, e.g. amorphous silicon. The thin film optical filter includes a plurality of thin film interference layers. At least some of the plurality of thin film layers is made of amorphous silicon. The optical filter is designed to operate on an optical signal of wavelength λ and wherein each of the layers among the plurality of thin film layers has a thickness that is roughly an integer multiple of λ/4. The thin film optical filter includes a stack of multiple Fabry-Perot cavities.
In general, in another aspect, the invention features a method of making an optical device. The method includes: providing a glass substrate with a crystalline silicon layer bonded to the glass substrate; and fabricating a thermally tunable thin-film optical filter on top of the crystalline silicon layer.
Other embodiments include one or more of the following features. The silicon layer is a doped silicon layer and the method further includes fabricating electrical contacts on the silicon layer for supplying electrical current to the doped silicon layer. The method also includes, prior to fabricating the optical filter, patterning the silicon layer to form an island of silicon on which the optical filter is fabricated. The crystalline silicon layer is anodically bonded to the glass substrate. Fabricating the thermally tunable thin-film optical filter on top of the crystalline silicon layer involves fabricating a thermo-optically tunable thin film, optical filter.
The details of one or more embodiments of the invention are set forth in the accompanying drawings and the description below. Other features, objects, and advantages of the invention will be apparent from the description and drawings, and from the claims.
a shows the basic device structure of a thermo-optically tunable thin film filter.
b presents multiple plots of filter transmission characteristics showing the tuning range of a filter with thermo-optic spacer and dielectric mirrors.
a-e illustrate the fabrication of an integrated thermo-optic filter on a thin film heater that is implemented by a doped crystalline silicon resistive layer.
It should be understood that the figures are drawn for ease of illustration. The depicted structures are not drawn to scale nor are the relative dimensions intended to be accurate.
In general, a thermally tunable thin film optical filter is deposited directly on top of a doped single-crystal silicon sheet-resistive heater, which is in turn supported by a substrate that is transparent to the wavelength at which the optical filter is meant to operate. The substrate has a coefficient of thermal expansion (CTE) that is more closely matched to the CTE of the optical filter than is fused quartz silica that has been used in the past, thereby permitting the entire structure to expand and contract without experiencing excessive stress or resulting damaging when exposed to the large temperature excursions required for fabrication and for tuning. The method for fabricating this structure is as follows.
Referring to
To achieve this level of thickness control, the “smart cut” process is used to fabricate the SOI wafer. The “smart cut” process uses two polished Si wafers, wafer A and wafer B and works as follows. An oxide is thermally grown on wafer A, after which hydrogen is implanted through the oxide layer and into the underlying silicon to a predetermined depth. Wafer A is then hydrophilicly bonded to wafer B under the application of pressure and a temperature of about 400-600° C. During a subsequent heat treatment, the hydrogen ion implantation acts as an atomic scalpel enabling a thin slice of crystalline film (of thickness d) to be cut from wafer A (i.e., the donor wafer) and transferred on top of wafer B (i.e., the receiving wafer). The bond between the thin slice of silicon and the oxide layer is strengthened by a second, subsequent anneal at about 1100° C. In the resulting structure, the thin crystalline Si film (generally referred to as the “device” layer) is bonded to the oxide film which is now firmly bonded to wafer B (also referred to as the “handle” layer). The device layer is typically 300-500 nm thick with high accuracy (about ±30-40 nm). A final light polish of the exposed Si-film surface is then carried out to ensure a very smooth surface.
Wafers that are made by this process are commercially available from S.O.I.TEC Silicon On Insulator Technologies (Soitec) of Bernin, France.
With the SOI wafer in hand, device layer 402 is then doped with an appropriate dopant (e.g. boron or phosphorous) by using any of a number of different available processes. In the described embodiment, it is ion implanted with the dopant 404 at a density that is needed to achieve the desired electrical conductivity. The implanted dopant is then activated by a high-temperature anneal, using standard semiconductor procedures. The anneal serves to ensure a constant dopant density throughout the thickness of device layer 402 so that effective electrical contact to this layer can be established through the “backside” of this layer, as described below.
After the device layer 402 of SOI wafer 400 is doped, it is anodically bonded to an appropriate glass substrate 410, as depicted in
After handle layer 408 has been completely removed, BOX layer 402 is also removed by immersing the wafer in a suitable reagent, such as a buffered HF solution. This completely exposes the crystalline silicon layer 402, as shown in
Previously, thermo-optic tunable filters were deposited on doped polysilicon films that were supported by a fused quartz substrate. The doped polysilicon films functioned as heaters to control the temperature of the thermally tunable filter.
Although these devices worked well, they exhibited the following problems. First, there was a large CTE mismatch between the filter-film/polysilicon structure and the underlying fused-quartz substrate. This mismatch was shown to cause high stresses which led to rupture and delaminate the filter-film/polysilicon structure when the device was driven to large temperature extremes by excitation of the heater with high drive currents or during the fabrication process itself. Second, the resistance of the doped polysilicon film was seen to gradually increase during device operation. This effect was believed to be caused by the diffusion of dopants to the grain boundaries in the polysilicon film, where they are trapped and rendered electrically inactive. Third, polysilicon film was typically microscopically rough because of its crystal-grain structure, thereby causing light to scatter as it passes through the filter-film/polysilicon structure. This scattering caused an increase in insertion loss and an increase in the line width of the filter.
The CTE-matched structure described herein introduces two fundamental changes to the previous designs that addresses these problems. First, it replaces the polysilicon heater with a single-crystal silicon heater. As described above, the benefits include stable heater resistance over time and reduced optical scattering which in turn leads to lower insertion loss and narrower filter peaks. Second, it replaces the fused silica substrate with a CTE matched substrate. Using such a substrate reduces the stress in the film, permitting thicker more complex film stacks to be grown as well as larger tuning ranges to be employed. In addition, the single-crystal silicon heater has a smoother surface and no grain boundaries, thereby reducing the insertion loss and increasing the adjacent channel rejection of the filter, which are critical in making multi-port devices and devices with tighter channel spacing.
Also, the thermo-optically tunable thin-film filter structures include films of amorphous silicon. It is desirable to maintain these films in the amorphous state during the lifetime of the device so that the thermal coefficient for its index of refraction remains high. However, these films can suffer slow micro-crystallization during device operation because of the high temperatures applied to the filter structure, thereby limiting the device lifetime. It is also known that micro-crystallization of amorphous Si films is accelerated by the presence of mechanical stress. Thus, the elimination of CTE mismatch between the film structure and the substrate appreciably reduces the stress imposed on the film structure, thereby also suppressing micro-crystallization, and leading to improved device lifetime.
The structure described above has particular usefulness in connection with the thermo-optically tunable thin film optical filters. But it can be used for other devices in which a heater with excellent electrical stability, high resistance to delamination and rupture, and/or good transparency in the IR without scattering is required.
Though the descriptions presented above generally focused on the fabrication of an individual device on a wafer substrate, in reality there will be many such devices fabricated on a single wafer and they will later be separated into individual components by cutting and dicing the wafer to produce many individual die.
Other embodiments are within the following claims.
This application claims the benefit of U.S. Provisional Application No. 60/509,203, filed Oct. 7, 2003.
| Number | Date | Country | |
|---|---|---|---|
| 60509203 | Oct 2003 | US |
