The invention relates to a tuning arrangement for receiving a plurality of signal channels and for tuning to a specific of said plurality of signal channels, the arrangement comprising a polyphase mixer for mixing said specific signal channel to an intermediate frequency which is lower than twice the bandwidth of the channel, a polyphase IF filter for rejecting the negative frequencies in the mixer output signal and a polyphase group delay equalizer connected to the output of the polyphase IF filter. Such a tuning arrangement, which is proposed in FIG. 6 of applicant's prior European patent application EP 01201757.0, has the advantage that the tuning arrangement can be implemented with a high degree of monolithic integration without many discrete components and without the costs involved in adjusting such discrete components.
In most applications of a tuning arrangement of the above kind the group delay has to be kept within certain limits. For instance, in analogue TV a delay results in a horizontal shift in the picture and one pixel shift approximately corresponds with a delay of 80 ns. Therefore it is necessary that the variations in the group delay be kept below 80 ns. This is why the above-described tuning arrangement is equipped with a group delay equalizer.
Usually, prior art group delay equalizers have an all pass transfer function with pole-zero pairs which lie symmetrically with respect to the real axis of the complex frequency plane, with the poles and zeros of the pairs lying symmetrically with respect to the imaginary axis of that plane, whereby the poles are located in the left half of the plane and the zeros in the right half. With other words, with a group delay equalizer with two pole-zero pairs, the two poles are located at p=−σ±jωs and the two zeros are located at p=σ±jωs where ωs represents the shift along the imaginary axis and σ the shift along the real axis.
The present invention makes use of the fact that in case of a group delay equalizer for a low IF tuning arrangement a substantial improvement can be obtained when in accordance with the invention the tuning arrangement is characterized in that the transfer function of the group delay equalizer has, for the frequency range of interest, only one or more pole-zero pairs alongside of the positive imaginary axis of the complex frequency plane with the pole(s) and the zero(s) of said one or more pairs lying substantially symmetrically with respect to said positive imaginary axis. Therefore according to the invention, in case the equalizer has only one pole-zero pair, the pole lies at −σ+jωs and the zero at σ+jωs.
The invention is based on the following recognition: At the lower frequencies the group delay of the low IF filter is high and decreases with increasing frequency. The equalizer group delay originating from the pole-zero pair(s) in the upper half of the complex frequency plane increases with increasing frequency and is therefore able to at least partly correct or equalize the group delay variations of the IF filter. However, the group delay originating from the pole-zero pair(s) in the lower half of the complex frequency plane decreases with increasing frequency. Therefore such pole-zero pair(s) is not only useless for the equalization process but even counteracts this process. Consequently, it is better to avoid any pole-zero pair in the lower half of the complex frequency plane, what is very well possible with a polyphase group delay equalizer.
A preferred embodiment of a group delay equalizer for use in a tuning arrangement according to the invention is characterized in that said polyphase group delay equalizer comprises an in phase part and a quadrature phase part, each of said parts comprising a balanced operational amplifier, first conductances and first capacitances connected in parallel between each output and the inverting input of the operational amplifier for constituting the pole in the complex frequency plane, second conductances between each input of the part and one of the inputs of the operational amplifier and second capacitances between each input of the part and the other of the inputs of the operational amplifier for constituting the zero in the complex frequency plane and further conductances connecting the inputs of the operational amplifier of each part to the inputs and to the outputs of the other of said parts for shifting the pole and the zero along the positive imaginary axis of the complex frequency plane. In case the amplitude of the transfer function is equal to unity, the said first and second capacitances are equal, the said first and second conductances are equal and said further conductances are equal. Compared with conventional group delay equalizers the advantages of this kind of group delay equalizers are: less noise contribution, less power consumption and less chip-area or better performance with unchanged chip area. Moreover this kind of group delay equalizers is easy to design. The group delay curve as a function of the frequency is a symmetrical “hill” with the shape of the “hill” being determined by said first and second conductances and the position of the “hill” being determined by said further conductances.
In some cases the group delay to be equalized may be corrected by a group delay equalizer having only one pole-zero pair in the upper half of the complex frequency plane. In case the group delay to be equalized is larger or more complicated this group delay may be equalized by an equalizer having two or three pole-zero pairs in the upper half of the complex frequency plane. However, in accordance with another aspect of the invention, a tuning arrangement having such larger or more complicated group delay to be equalized may preferably be characterized in that a cascade of group delay equalizers is connected to the output of the polyphase IF filter, each of said group delay equalizers having only one pole-zero pair alongside of the positive imaginary axis of the complex frequency plane.
The invention will now be described with reference to the accompanying drawings. Herein shows
a detailed schematic diagram of the group delay equalizer for use in the tuning arrangement of
The arrangement of
In an RF polyphase filter 2 the output of the RF band pass filter 1 is converted into a polyphase RF signal whose negative frequencies are suppressed and this polyphase RF signal is subsequently mixed with a polyphase balanced local oscillator signal from a frequency synthesizer 4 in a full polyphase mixer 3. In the mixer 3 the selected channel is converted to a low IF TV-signal of e.g. 1.5 to 6.4 MHz with the picture carrier at 5.7 MHz.
An IF polyphase filter 5 realizes the larger part of the channel selectivity and moreover suppresses the negative frequencies between −8 and −1 MHz to about −60 dB. The IF output of this filter is applied, through a polyphase group delay equalizer 6 to be described hereafter, to an anti aliasing filter 7 whose primary purpose is to suppress the undesired higher frequencies (>8 MHz) that would otherwise give rise to aliasing distortion in the AD-converter to follow (not shown). From the anti aliasing filter 7 non-polyphase signals are outputted.
The polyphase group delay equalizer of
The part R comprises a balanced operational amplifier A. The output terminals of the amplifier are each connected through a parallel arrangement of a conductance G1, G2 and a capacitance C1, C2 to the respective inverting input N1, N2 of the operational amplifier. The input terminals I1 and I2 are connected through conductances G3, G4 to the amplifier inputs N1, N2 respectively. Moreover these input terminals are cross-connected through capacitances C4, C3 to the amplifier inputs N2, N1 respectively.
The conductances G1 and G2 have equal values and the same applies to the capacitances C1 and C2. The parallel arrangements G1-C1 and G2-C2 generate a pole P in the complex frequency plane representing the transfer function V2/V1 ( see
The arrangement described so far is not able to perform the required equalization, This is because the pole and the zero then both lie on the real axis of the complex frequency plane with the result that the group delay is largest at zero frequency and decreases with increasing frequency, while also the group delay to be equalized is maximal at zero frequency. Therefore the arrangement of
Curve III of
Curve IV of
As has already been mentioned in the preamble, more than one group delay equalizer can be connected in cascade so that the group delay of the individual equalizers is added. The individual equalizers may have the same or different pole-zero patterns.
Number | Date | Country | Kind |
---|---|---|---|
0201792.2 | Jul 2002 | EP | regional |
Filing Document | Filing Date | Country | Kind | 371c Date |
---|---|---|---|---|
PCT/IB03/02496 | 6/27/2003 | WO | 1/4/2005 |