Claims
- 1. An improved vacuum fluorescence display comprising:a ceramic substrate; a metal collar, said metal collar sealed to one surface of said ceramic substrate; a viewing window, said viewing window spaced from and disposed approximately parallel to said ceramic substrate and sealed to said metal collar; a phosphor screen mounted on said ceramic substrate, said phosphor screen comprising phosphor pixels disposed in a grid pattern on one or more semiconductor chips, said semiconductor chips containing integrated circuits that form a matrix of anodes, said anodes be individually energizable in a desired pattern; a getter, said getter formed of a chemically reactive material, said getter mounted inside of said sealed, evacuated interior volume beneath said phosphor screen; one or more filament cathodes disposed between said phosphor screen and said viewing window; and a biasing grid disposed between said phosphor screen and said one or more filament cathodes.
- 2. The vacuum fluorescence display of claim 1 wherein an exhaust hole having room for said getter is formed in said ceramic substrate, said exhaust hole being sealed with an exhaust hole lid.
- 3. The vacuum fluorescence display of claim 2 wherein, said getter is of a non-evaporative type and said exhaust hole lid is formed of a 426-alloy.
- 4. The vacuum fluorescence display of claim 1 wherein said ceramic substrate is formed of Forsterite.
- 5. The vacuum fluorescence display of claim 1 wherein said viewing window is formed of glass.
- 6. The vacuum fluorescence display of claim 5 wherein said glass viewing window is tinted to have a transmission spectrum matched to said phosphor pixels to obtain a desired viewable color output.
- 7. The vacuum fluorescence display of claim 1 further comprising a plurality of electronic connections providing power from an external source to said one or more semiconductor chips.
- 8. The vacuum fluorescence display of claim 7 wherein said plurality of electronic connections to said one or more semiconductor chips are provided via a frit trench beneath said metal collar, said frit trench insulating said plurality of electronic connections from contact with said metal collar.
- 9. The vacuum fluorescence display of claim 7 wherein said ceramic substrate is formed of two or more layers of ceramic material, said two or more layers of ceramic material providing electrically insulted connection paths for said plurality of electronic connections to said one or more semiconductor chips are routed.
RELATED APPLICATIONS
This application claims priority to Provisional Application Serial No. 60/233,806 filed Sep. 19, 2000.
US Referenced Citations (5)
Number |
Name |
Date |
Kind |
4164683 |
Nakamura et al. |
Aug 1979 |
A |
4410830 |
DuBois, Jr. |
Oct 1983 |
A |
5541478 |
Troxell et al. |
Jul 1996 |
A |
5736814 |
Kinoshita et al. |
Apr 1998 |
A |
5739634 |
Kinoshita et al. |
Apr 1998 |
A |
Provisional Applications (1)
|
Number |
Date |
Country |
|
60/233806 |
Sep 2000 |
US |