Valve control system for atomic layer deposition chamber

Information

  • Patent Grant
  • 7201803
  • Patent Number
    7,201,803
  • Date Filed
    Tuesday, December 9, 2003
    20 years ago
  • Date Issued
    Tuesday, April 10, 2007
    17 years ago
Abstract
A valve control system for a semiconductor processing chamber includes a system control computer and a plurality of electrically controlled valves associated with the processing chamber. The system further includes a programmable logic controller in communication with the system control computer and operatively coupled to the electrically controlled valves. The refresh time for control of the valves may be less than 10 milliseconds. Consequently, valve control operations do not significantly extend the period of time required for highly repetitive cycling in atomic layer deposition processes. A hardware interlock may be implemented through the output power supply of the programmable logic controller.
Description
FIELD OF THE INVENTION

This invention is concerned with semiconductor manufacturing processes, and is more particularly concerned with apparatus and methods for controlling deposition chambers.


BACKGROUND OF THE INVENTION

Semiconductor devices are made on substrates, such as silicon wafers or glass plates, for use in computers, monitors, and the like. These devices are made by a sequence of fabrication steps, such as thin film deposition, oxidation or nitration, etching, polishing, and thermal and lithographic processing.


Thin film deposition typically is performed in a low-pressure processing chamber. In chemical vapor deposition, a wafer or other substrate is loaded into a processing chamber and is exposed to a process gas under suitable conditions for deposition of the process gas or a component of the process gas in the form of a thin film on the wafer.


There are a number of different varieties of chemical vapor deposition processes, of which one of the more recently developed is referred to as atomic layer deposition (ALD) or atomic layer chemical vapor deposition (ALCVD). In atomic layer deposition, many thin film layers are deposited on the wafer in a repetitive process in which the wafer is alternately exposed to more than one process gas. Each cycle of an ALD process entails opening and closing a number of valves which control the flow to the processing chamber of process gases or a purge gas. Because each cycle is repeated numerous times, the amount of time required to generate, transmit and execute valve opening and closing commands may be a significant factor in the overall elapsed time required to complete an ALD process. The present inventors have recognized that a key to improving throughput for ALD processes lies in shortening the “refresh time” for valve control commands, where “refresh time” refers to the time required to generate, transmit and execute a command.


SUMMARY OF THE INVENTION

In accordance with the invention, there is provided a valve control system for a semiconductor processing chamber. The valve control system includes a system control computer and a plurality of electrically controlled valves associated with a processing chamber. The valve control system further includes a programmable logic controller in communication with the system control computer and operatively coupled to the electrically controlled valves. The programmable logic controller may control the electrically controlled valves with a refresh time of less than ten milliseconds, and preferably with a refresh time on the order of one millisecond (msec).


The valve control system may further include an interface board and a driver circuit coupling the programmable logic controller to the electrically controlled valves. The interface board may include solid state relays.


The programmable logic controller may include an output power supply adapted to provide an output signal from the programmable logic controller. The valve control system may further include an interlock circuit operatively coupled to the output power supply and adapted to disable the output power supply upon occurrence of an interlock condition.


The system control computer may be operatively coupled to the output power supply of the programmable logic controller and may be adapted to disable the output power supply in response to an operator input signal. The valve control system may include a control panel operatively connected to the system control computer and adapted to receive input from a human operator.


The plurality of electrically controlled valves of the valve control system may include a first valve, a second valve and a third valve. The first valve may be coupled to a source of a first process gas, the second valve may be coupled to a source of a second process gas, and the third valve may be coupled to a source of a purge gas.


According to another aspect of the invention, a method of operating a valve associated with a semiconductor processing chamber is provided. The method includes generating an operation command for the valve, transmitting the generated operation command to the valve, and executing the transmitted operation command at the valve. The generating, transmitting and executing steps may all be performed within a time period that does not exceed 10 msec.


According to still another aspect of the invention, a method of operating a valve associated with a semiconductor processing chamber is provided. The method includes providing an electrically-controlled valve and downloading a process recipe command from a system control computer to a programmable logic controller. The method further includes repeatedly generating open and close commands at the programmable logic controller in accordance with the downloaded process recipe command. Further included in the method are steps of transmitting the open and close commands from the programmable logic controller to the electrically-controlled valve, and repeatedly opening and closing the electrically-controlled valve in response to the transmitted open and close commands.


The method according to this aspect of the invention may further include flowing a process gas or a purge gas to the semiconductor processing chamber in response to the opening of the electrically-controlled valve.


With the valve control system arranged in accordance with the invention, commands to open or close valves for process gases or purge gas may be generated and executed with a refresh time on the order of one millisecond. With such a rapid refresh time, the many repetitive gas flow cycles required for ALD can be performed in an efficient manner, thereby increasing throughput.


Aspects of the invention also call for a hardware interlock operating through the output power supply of the programmable logic controller so that safety requirements are satisfied. Moreover, in accordance with an aspect of the invention, solid state relays are employed in interface circuitry which interconnects the PLC with the valves. The use of solid state relays allows the system to operate with a long life, notwithstanding the very numerous open-close cycles required for ALD processing.


Further features and advantages of the present invention will become more fully apparent from the following detailed description of a preferred embodiment, the appended claims and the accompanying drawings.





BRIEF DESCRIPTION OF THE DRAWINGS


FIG. 1 is a schematic block diagram of a valve control system provided in accordance with an embodiment of the invention;



FIG. 2 is a schematic diagram of an interface board that is part of the system of FIG. 1; and



FIG. 3 is a flow chart that illustrates valve control operations for an ALD process.





DESCRIPTION OF PREFERRED EMBODIMENT

A valve control system provided in accordance with an embodiment of the invention will now be described with reference to FIG. 1, which is a schematic block diagram of the valve control system. In FIG. 1 reference numeral 10 generally refers to the valve control system. The valve control system 10 is for controlling a plurality of electrically-controlled valves 12 installed in association with a processing chamber 14. The processing chamber 14 may be a conventional chemical vapor deposition chamber, modified to optimize the throughput for ALD processing. The modifications to the processing chamber 14 may include installing the valves 12 directly on the lid of the processing chamber 14, and providing a process position for the substrate (not shown) that is very close to the gas distribution fixture (not shown) in the processing chamber 14. Both of these modifications are designed to minimize the gas exposure cycle time.


The valves 12, as noted before, are electronically-controlled valves, and are preferably type NC valves available from Fujikin of America Inc., Santa Clara, Calif. Each valve 12 is connected to a respective gas source 16. The gas sources 16 may include two or more process gas sources and a purge gas source.


The valve control system 10 includes a system control computer 18 and a programmable logic controller (PLC) 20 that is in data communication with the system control computer 18 via a communication channel 22. The system control computer 18 and the PLC 20 are programmed to operate in accordance with a master-slave arrangement such that the system control computer 18 delegates to the PLC 20 control of the valves 12. More particularly, the system control computer 18 may download to the PLC 20 data that defines a valve operation recipe, and the PLC 20 then controls the valves 12 to carry out the downloaded valve control recipe.


The system control computer 18 may be a conventional personal computer programmed to control operation of the processing chamber 14. Aside from the process and purge gas valve control functions delegated to the PLC 20, the system control computer 18 may control all other functions of the processing chamber 14, including control of, e.g., heaters, lifts, pumps, and valves such as exhaust valves that are different from the valves 12 controlled through the PLC 20. A conventional control panel 24, adapted to receive operator input, is connected to the system control computer 18.


The PLC 20 is connected to the valves 12 via an interface board 26 and drivers 28. The drivers 28 may be constituted by circuitry sold by Fujikin under model number 23-6C-DR. The layout of interface board 26 is schematically illustrated in FIG. 2. FIG. 2 is self-explanatory, but it will be noted that each signal channel of the board 26 includes a respective solid state relay 30. The interface board 26 serves to isolate the output of the PLC 20 from the drivers 28.


Continuing to refer to FIG. 1, PLC 20 may be constituted by a conventional device such as the Allen Bradley-MicroLogix model 1500. The PLC 20 includes an output power supply 32 which provides power for signals outputted by the PLC 20 via field effect transistors (FETs) which are not shown. An interlock circuit 34 is coupled to the power supply 32 of the PLC 20. In accordance with conventional practice, the interlock circuit 34 is adapted to receive sensor signals to indicate conditions for which immediate shutdown of the process operation is required. Such conditions may be referred to as “interlock conditions” such as opening of the gas cabinet door (not shown). In accordance with the invention, upon the interlock circuit 34 receiving a signal indicative of an interlock condition, the interlock circuit 34 disables the power supply 32 of PLC 20, thereby causing immediate closure of any open valve 12.


The system control computer 18 is also coupled to the power supply 32 of PLC 20 for the purpose of disabling the power supply 32 and thereby shutting any open valve 12 upon receipt of a shutdown signal received from a human operator via control panel 24.


The system control computer 18 may download commands to the PLC 20, including a recipe for valve operation during an ALD process, via the communications channel 22. Moreover, the PLC 20 may send data messages to the system control computer 18 via the communication channel 22. Such data messages may include acknowledgement messages and status messages that indicate, for example, a number of gas exposure cycles that have been performed from a recipe in process, or that indicate that a recipe has been completed.


In operation, the system control computer 18 controls components of the processing chamber 14 to carry out functions such as loading a wafer for processing in the chamber 14, positioning the wafer at an appropriate place in the chamber 14 for processing, and pumping out the chamber 14. At a time when the chamber 14 is ready to perform an atomic layer deposition process, the system control computer 18 downloads to the PLC 20 data that indicates the process recipe in terms of control of the valves 12. On the basis of the downloaded data, the PLC 20 outputs command signals to the valves 12 by way of interface board 26 and drivers 28, to selectively open and close the valves 12, and thereby to selectively expose the wafer in the processing chamber 14 to gases from gas sources 16.



FIG. 3 is a flow chart that illustrates a sequence of functions initiated by the PLC 20 in connection with an ALD process performed in the processing chamber 14. Initially in the process of FIG. 3 is a step 50, at which the PLC 20 increments a counter, which may have been reset in an initialization procedure (not shown). Following step 50 is step 52, at which the PLC 20 generates and outputs a command to open a first one of the valves 12. It is assumed that the first one of the valves 12 is connected to a source of a first process gas, which may be, for example, silane (SiH4) or diborane (B2H2). The first valve then opens in response to the command from the PLC 20 and the first process gas enters the first processing chamber 14 and impinges on the wafer to deposit a first thin film on the wafer. The first valve is maintained in an open condition for a predetermined period of time which may be, for example, tens of milliseconds. Then, with a predetermined timing according to the recipe, the PLC 20 generates and transmits a command to close the first valve (step 54). The first valve is closed in response to the closing command. Simultaneously, the PLC 20 issues a command to open a second valve (step 56) which may be connected to a source of purge gas such as argon. Purge gas then flows into the chamber 14. Purging continues for a predetermined period of time, which may be on the order of a few hundred milliseconds, and then, with a predetermined timing, the PLC 20 issues a command (step 58) to close the second valve, thereby ending the purging.


Following step 58 is step 60. At step 60 the PLC 20 generates and transmits a command to open a third one of the valves 12. It is assumed that the third valve is connected to a second source of process gas, which may be, for example, tungsten fluoride (WF6). Upon the opening of the third valve, the second process gas enters the chamber 14 and impinges on the wafer to deposit a second thin film layer on the wafer. The third valve may be maintained in an open position for a predetermined period of time which may be tens of milliseconds. Then, at a predetermined timing, the PLC 20 issues a command to close the third valve (62) and simultaneously issues a command to open the second valve (step 64) to initiate another purge. The purging continues for a predetermined period of time, which may be the same as the purge of step 56, and the purge is then terminated upon the PLC 20 issuing a command (step 66) to close the second valve.


To summarize what has occurred in steps 5266, a brief stage in which a thin film is deposited on the wafer using a first process gas is followed by a purge stage, and then followed by a second brief stage in which a thin film is deposited on the wafer using a second process gas, followed by a second purge. These four stages may be considered to make up one cycle, and entail four commands to open valves and four commands to close valves. In one aspect, the control system 10 is arranged, and the valves 12 are selected, so that the refresh time required to generate, transmit and execute a valve opening or closing command takes less than ten milliseconds. For example, generation and transmission of the command may take less than 1 millisecond and execution of the command by the valve may take about 3 milliseconds. Such would not have been the case if, in accordance with conventional practices, valve operation signals for each valve opening and closing had been generated by and transmitted from the system control computer 18. Conventional practices in this regard might require up to one second or more for generation and transmission of each valve control command. The fast refresh time provided by the present invention is also supported by the selection of the valves 12 and the drivers 28 of the types referred to above and by the use of solid state relays in interface board 26.


Following step 66 is a decision block 68 at which it is determined whether the recipe for the ALD process has been completed. If not (i.e., if further cycles are required), the procedure of FIG. 3 loops back from decision block 68 to step 50 so that the counter is incremented and the cycle of steps 56 is performed again. A typical recipe for an ALD process may call for as few as 10 to 20 cycles or as many as 200–300 cycles or more. Once the number of cycles called for by the recipe has been performed, a positive determination is made at step 68 and the ALD process is completed (step 70). This may involve, for example, removing the wafer from the processing chamber 14.


Because the refresh cycle for process and purge gas valve opening and closing commands is quite short with the arrangement of the present invention, the numerous valve operation cycles required for ALD can be performed rapidly, thereby enhancing throughput for the ALD process. Furthermore, the control system of the present invention may be arranged so that a hardware interlock is provided via the output power supply of the PLC 20; consequently safety regulations requiring hardware interlocks are complied with. Still further, the signal path from the PLC 20 to the valves 12 may be implemented with high-speed and long-life solid state relays, so that a short refresh time is achieved, and the control system is durable notwithstanding the very numerous repetitive operations required of the relays.


Moreover, the valves selected for the system of the present invention respond very rapidly to operational command signals so that the refresh time is minimized.


The valve control arrangement of the present invention also has the advantage of reducing the processing burden on the system control computer, since the large number of repetitive commands required for ALD processing are generated by the PLC 20 rather than the system control computer 18.


Although the cyclic operating mode described in connection with FIG. 3 is advantageous for ALD operations, it is also contemplated to operate the control system 10 in a non-cyclic operating mode, in which commands for directly opening or closing valves 12 may be generated by the system control computer 18 and transmitted one by one via the PLC 20, the interface board 26 and the drivers 28.


The foregoing description discloses only a preferred embodiment of the invention; modifications of the above disclosed apparatus which fall within the scope of the invention will be readily apparent to those of ordinary skill in the art. Accordingly, while the present invention has been disclosed in connection with a preferred embodiment thereof, it should be understood that other embodiments may fall within the spirit and scope of the invention, as defined by the following claims.

Claims
  • 1. An apparatus comprising: a programmable logic controller adapted to communicate with a system control computer and at least one electrically controlled valve associated with a semiconductor processing chamber, the programmable logic controller further adapted to: generate an operation command for the at least one valve; andtransmit the generated operation command to the at least one valve so as to execute the transmitted operation command at the at least one valve;wherein the generating, transmitting and executing steps are all performed within a time period that does not exceed 10 msec.
  • 2. A system comprising: at least one electrically controlled valve associated with a semiconductor processing chamber;a programmable logic controller adapted to communicate with a system control computer and the at least one electrically controlled valve and further adapted to: generate an operation command for the at least one valve; andtransmit the generated operation command to the at least one valve so as to execute the transmitted operation command at the at least one valve;wherein the generating, transmitting and executing steps are all performed within a time period that does not exceed 10 msec.
  • 3. The system of claim 2 wherein the programmable logic controller is adapted to communicate with the at least one electrically controlled valve via at least one solid state relay.
  • 4. A system comprising: a plurality of electrically controlled valves associated with a semiconductor processing chamber;a plurality of drivers coupled to the plurality of electrically controlled valves;a plurality of solid state relays coupled to the plurality of drivers;a programmable logic controller coupled to the plurality of solid state relays adapted to communicate with a system control computer and the plurality of electrically controlled valves and, for each electrically controlled valve, further adapted to: generate an operation command for the valve; andtransmit the generated operation command to the valve so as to execute the transmitted operation command at the valve;wherein the generating, transmitting and executing steps are all performed within a time period that does not exceed 10 msec.
  • 5. A valve control system for a semiconductor processing chamber, comprising: a system control computer;a plurality of valves associated with a processing chamber; anda programmable logic controller in communication with the system control computer and adapted to control the plurality of valves, wherein the programmable logic controller controls the valves with a refresh time of less than 10 msec.
  • 6. An apparatus comprising: a programmable logic controller adapted to communicate with a system control computer and at least one valve associated with a semiconductor processing chamber, the programmable logic controller further adapted to: generate an operation command for the at least one valve; andtransmit the generated operation command to the at least one valve so as to execute the transmitted operation command at the at least one valve;wherein the generating, transmitting and executing steps are all performed within a time period that does not exceed 10 msec.
Parent Case Info

This application is a division of U.S. patent application Ser. No. 09/800,881 filed Mar. 7, 2001, now U.S. Pat. No. 6,734,020, which is hereby incorporated by reference herein in its entirety.

US Referenced Citations (166)
Number Name Date Kind
4058430 Suntola et al. Nov 1977 A
4389973 Suntola et al. Jun 1983 A
4413022 Suntola et al. Nov 1983 A
4486487 Skarp Dec 1984 A
4767494 Kobayashi et al. Aug 1988 A
4806321 Nishizawa et al. Feb 1989 A
4813846 Helms Mar 1989 A
4829022 Kobayashi et al. May 1989 A
4834831 Nishizawa et al. May 1989 A
4838983 Schumaker et al. Jun 1989 A
4838993 Aoki et al. Jun 1989 A
4840921 Matsumoto Jun 1989 A
4845049 Sunakawa Jul 1989 A
4859625 Matsumoto Aug 1989 A
4859627 Sunakawa Aug 1989 A
4861417 Mochizuki et al. Aug 1989 A
4876218 Pessa et al. Oct 1989 A
4917556 Stark et al. Apr 1990 A
4927670 Erbil May 1990 A
4931132 Aspnes et al. Jun 1990 A
4951601 Maydan et al. Aug 1990 A
4960720 Shimbo Oct 1990 A
4975252 Nishizawa et al. Dec 1990 A
4993357 Scholz Feb 1991 A
5000113 Wang et al. Mar 1991 A
5013683 Petroff et al. May 1991 A
5028565 Chang et al. Jul 1991 A
5082798 Arimoto Jan 1992 A
5085885 Foley et al. Feb 1992 A
5091320 Aspnes et al. Feb 1992 A
5130269 Kitahara et al. Jul 1992 A
5166092 Mochizuki et al. Nov 1992 A
5173474 Connell et al. Dec 1992 A
5186718 Tepman et al. Feb 1993 A
5205077 Wittstock Apr 1993 A
5225366 Yoder Jul 1993 A
5234561 Randhawa et al. Aug 1993 A
5246536 Nishizawa et al. Sep 1993 A
5250148 Nishizawa et al. Oct 1993 A
5254207 Nishizawa et al. Oct 1993 A
5256244 Ackerman Oct 1993 A
5259881 Edwards et al. Nov 1993 A
5270247 Sakuma et al. Dec 1993 A
5278435 Van Hove et al. Jan 1994 A
5281274 Yoder Jan 1994 A
5286296 Sato et al. Feb 1994 A
5290748 Knuuttila et al. Mar 1994 A
5294286 Nishizawa et al. Mar 1994 A
5296403 Nishizawa et al. Mar 1994 A
5300186 Kitahara et al. Apr 1994 A
5311055 Goodman et al. May 1994 A
5316615 Copel May 1994 A
5316793 Wallace et al. May 1994 A
5330610 Eres et al. Jul 1994 A
5336324 Stall et al. Aug 1994 A
5338389 Nishizawa et al. Aug 1994 A
5348911 Jurgensen et al. Sep 1994 A
5374570 Nasu et al. Dec 1994 A
5395791 Cheng et al. Mar 1995 A
5438952 Otsuka Aug 1995 A
5439876 Graf et al. Aug 1995 A
5441703 Jurgensen Aug 1995 A
5443033 Nishizawa et al. Aug 1995 A
5443647 Aucoin et al. Aug 1995 A
5455072 Bension et al. Oct 1995 A
5458084 Thorne et al. Oct 1995 A
5469806 Mochizuki et al. Nov 1995 A
5480818 Matsumoto et al. Jan 1996 A
5483919 Yokoyama et al. Jan 1996 A
5484664 Kitahara et al. Jan 1996 A
5503875 Imai et al. Apr 1996 A
5521126 Okamura et al. May 1996 A
5527733 Nishizawa et al. Jun 1996 A
5532511 Nishizawa et al. Jul 1996 A
5540783 Eres et al. Jul 1996 A
5580380 Liu et al. Dec 1996 A
5601651 Watabe Feb 1997 A
5609689 Kato et al. Mar 1997 A
5616181 Yamamoto et al. Apr 1997 A
5637530 Gaines et al. Jun 1997 A
5641984 Aftergut et al. Jun 1997 A
5644128 Wollnik et al. Jul 1997 A
5667592 Boitnott et al. Sep 1997 A
5674786 Turner et al. Oct 1997 A
5693139 Nishizawa et al. Dec 1997 A
5695564 Imahashi Dec 1997 A
5705224 Murota et al. Jan 1998 A
5707880 Aftergut et al. Jan 1998 A
5711811 Suntola et al. Jan 1998 A
5730801 Tepman et al. Mar 1998 A
5730802 Ishizumi et al. Mar 1998 A
5747113 Tsai May 1998 A
5749974 Habuka et al. May 1998 A
5788447 Yonemitsu et al. Aug 1998 A
5788799 Steger et al. Aug 1998 A
5796116 Nakata et al. Aug 1998 A
5801634 Young et al. Sep 1998 A
5807792 Ilg et al. Sep 1998 A
5830270 McKee et al. Nov 1998 A
5835677 Li et al. Nov 1998 A
5851849 Comizzoli et al. Dec 1998 A
5855675 Doering et al. Jan 1999 A
5855680 Soininen et al. Jan 1999 A
5856219 Naito et al. Jan 1999 A
5858102 Tsai Jan 1999 A
5866213 Foster et al. Feb 1999 A
5866795 Wang et al. Feb 1999 A
5879459 Gadgil et al. Mar 1999 A
5882165 Maydan et al. Mar 1999 A
5882413 Beaulieu et al. Mar 1999 A
5904565 Nguyen et al. May 1999 A
5916365 Sherman Jun 1999 A
5923056 Lee et al. Jul 1999 A
5923985 Aoki et al. Jul 1999 A
5925574 Aoki et al. Jul 1999 A
5928389 Jevtic Jul 1999 A
5942040 Kim et al. Aug 1999 A
5947710 Cooper et al. Sep 1999 A
5972430 DiMeo, Jr. et al. Oct 1999 A
6001669 Gaines et al. Dec 1999 A
6015590 Suntola et al. Jan 2000 A
6025627 Forbes et al. Feb 2000 A
6036773 Wang et al. Mar 2000 A
6042652 Hyun et al. Mar 2000 A
6043177 Falconer et al. Mar 2000 A
6051286 Zhao et al. Apr 2000 A
6062798 Muka May 2000 A
6071808 Merchant et al. Jun 2000 A
6084302 Sandhu Jul 2000 A
6086677 Umotoy et al. Jul 2000 A
6110556 Bang et al. Aug 2000 A
6113977 Soininen et al. Sep 2000 A
6117244 Bang et al. Sep 2000 A
6124158 Dautartas et al. Sep 2000 A
6130147 Major et al. Oct 2000 A
6139700 Kang et al. Oct 2000 A
6140237 Chan et al. Oct 2000 A
6140238 Kitch Oct 2000 A
6143659 Leem Nov 2000 A
6144060 Park et al. Nov 2000 A
6158446 Mohindra et al. Dec 2000 A
6174377 Doering et al. Jan 2001 B1
6174809 Kang et al. Jan 2001 B1
6200893 Sneh Mar 2001 B1
6203613 Gates et al. Mar 2001 B1
6206967 Mak et al. Mar 2001 B1
6207302 Sugiura et al. Mar 2001 B1
6248605 Harkonen et al. Jun 2001 B1
6270572 Kim et al. Aug 2001 B1
6271148 Kao et al. Aug 2001 B1
6287965 Kang et al. Sep 2001 B1
6291876 Stumborg et al. Sep 2001 B1
6305314 Sneh et al. Oct 2001 B1
6306216 Kim et al. Oct 2001 B1
6316098 Yitzchaik et al. Nov 2001 B1
6676760 Kholodenko et al. Jan 2004 B2
6998580 Kusuda et al. Feb 2006 B2
20010000866 Sneh et al. May 2001 A1
20010009140 Bondestam et al. Jul 2001 A1
20010011526 Doering et al. Aug 2001 A1
20010031562 Raaijmakers et al. Oct 2001 A1
20010041250 Werkhoven et al. Nov 2001 A1
20020189757 Denton et al. Dec 2002 A1
20030033979 Kholodenko et al. Feb 2003 A1
20030121608 Chen et al. Jul 2003 A1
20050258162 Kusuda et al. Nov 2005 A1
Foreign Referenced Citations (196)
Number Date Country
196 27 017 Jan 1997 DE
198 20 147 Jul 1999 DE
0 344 352 Dec 1989 EP
0 429 270 May 1991 EP
0 442 490 Aug 1991 EP
0 799 641 Oct 1997 EP
2 626 110 Jul 1989 FR
2 692 597 Dec 1993 FR
2 355 727 May 2001 GB
58-098917 Jun 1983 JP
58-100419 Jun 1983 JP
60-065712 Apr 1985 JP
61-035847 Feb 1986 JP
61-210623 Sep 1986 JP
62-069508 Mar 1987 JP
62-091495 Apr 1987 JP
62-141717 Jun 1987 JP
62-167297 Jul 1987 JP
62-171999 Jul 1987 JP
62-232919 Oct 1987 JP
63-062313 Mar 1988 JP
63-085098 Apr 1988 JP
63-090833 Apr 1988 JP
63-222420 Sep 1988 JP
63-222421 Sep 1988 JP
63-252420 Oct 1988 JP
63-266814 Nov 1988 JP
64-009895 Jan 1989 JP
64-009896 Jan 1989 JP
64-009897 Jan 1989 JP
64-037832 Feb 1989 JP
64-082615 Mar 1989 JP
64-082617 Mar 1989 JP
64-082671 Mar 1989 JP
64-082676 Mar 1989 JP
01-103982 Apr 1989 JP
01-103996 Apr 1989 JP
64-090524 Apr 1989 JP
01-117017 May 1989 JP
01-143221 Jun 1989 JP
01-143233 Jun 1989 JP
01-154511 Jun 1989 JP
01-236657 Sep 1989 JP
01-245512 Sep 1989 JP
01-264218 Oct 1989 JP
01-270593 Oct 1989 JP
01-272108 Oct 1989 JP
01-290221 Nov 1989 JP
01-290222 Nov 1989 JP
01-296673 Nov 1989 JP
01-303770 Dec 1989 JP
01-305894 Dec 1989 JP
01-313927 Dec 1989 JP
02-012814 Jan 1990 JP
02-014513 Jan 1990 JP
02-017634 Jan 1990 JP
02-063115 Mar 1990 JP
02-074029 Mar 1990 JP
02-074587 Mar 1990 JP
02-106822 Apr 1990 JP
02-129913 May 1990 JP
02-162717 Jun 1990 JP
02-172895 Jul 1990 JP
02-196092 Aug 1990 JP
02-203517 Aug 1990 JP
02-230690 Sep 1990 JP
02-230722 Sep 1990 JP
02-246161 Oct 1990 JP
02-264491 Oct 1990 JP
02-283084 Nov 1990 JP
02-304916 Dec 1990 JP
03-019211 Jan 1991 JP
03-022569 Jan 1991 JP
03-023294 Jan 1991 JP
03-023299 Jan 1991 JP
03-044967 Feb 1991 JP
03-048421 Mar 1991 JP
03-070124 Mar 1991 JP
03-185716 Aug 1991 JP
03-208885 Sep 1991 JP
03-234025 Oct 1991 JP
03-286522 Dec 1991 JP
03-286531 Dec 1991 JP
04-031391 Feb 1992 JP
04-031396 Feb 1992 JP
04-031396 Feb 1992 JP
04-100292 Apr 1992 JP
04-111418 Apr 1992 JP
04-132214 May 1992 JP
04-132681 May 1992 JP
04151822 May 1992 JP
04-162418 Jun 1992 JP
04-175299 Jun 1992 JP
04-186824 Jul 1992 JP
04-212411 Aug 1992 JP
04-260696 Sep 1992 JP
04-273120 Sep 1992 JP
04-285167 Oct 1992 JP
04-291916 Oct 1992 JP
04-325500 Nov 1992 JP
04-328874 Nov 1992 JP
05-029228 Feb 1993 JP
05-047665 Feb 1993 JP
05-047666 Feb 1993 JP
05-047668 Feb 1993 JP
05-074717 Mar 1993 JP
05-074724 Mar 1993 JP
05-102189 Apr 1993 JP
05-160152 Jun 1993 JP
05-175143 Jul 1993 JP
05-175145 Jul 1993 JP
05-182906 Jul 1993 JP
05-186295 Jul 1993 JP
05-206036 Aug 1993 JP
05-234899 Sep 1993 JP
05-235047 Sep 1993 JP
05-251339 Sep 1993 JP
05-270997 Oct 1993 JP
05-283336 Oct 1993 JP
05-291152 Nov 1993 JP
05-304334 Nov 1993 JP
05-343327 Dec 1993 JP
05-343685 Dec 1993 JP
06-045606 Feb 1994 JP
06-132236 May 1994 JP
06-177381 Jun 1994 JP
06-196809 Jul 1994 JP
06-222388 Aug 1994 JP
06-224138 Aug 1994 JP
06-230421 Aug 1994 JP
06-252057 Sep 1994 JP
06-291048 Oct 1994 JP
07-070752 Mar 1995 JP
07-086269 Mar 1995 JP
08-181076 Jul 1996 JP
08-245291 Sep 1996 JP
08-264530 Oct 1996 JP
09-260786 Oct 1997 JP
09-293681 Nov 1997 JP
10-188840 Jul 1998 JP
10-190128 Jul 1998 JP
63-227007 Sep 1998 JP
10-308283 Nov 1998 JP
11-269652 Oct 1999 JP
2000-031387 Jan 2000 JP
2000-058777 Feb 2000 JP
2000-068072 Mar 2000 JP
2000-087029 Mar 2000 JP
2000-319772 Mar 2000 JP
2000-138094 May 2000 JP
2000-218445 Aug 2000 JP
2000-319772 Nov 2000 JP
2000-340883 Dec 2000 JP
2000-353666 Dec 2000 JP
2001-020075 Jan 2001 JP
2001-62244 Mar 2001 JP
2001-152339 Jun 2001 JP
2001-172767 Jun 2001 JP
2001-189312 Jul 2001 JP
2001-217206 Aug 2001 JP
2001-220287 Aug 2001 JP
2001-220294 Aug 2001 JP
2001-240972 Sep 2001 JP
2001-254181 Sep 2001 JP
2001-284042 Oct 2001 JP
2001-303251 Oct 2001 JP
2001-328900 Nov 2001 JP
9002216 Mar 1990 WO
9110510 Jul 1991 WO
9302111 Feb 1993 WO
9617107 Jun 1996 WO
9618756 Jun 1996 WO
9806889 Feb 1998 WO
9851838 Nov 1998 WO
9901595 Jan 1999 WO
9913504 Mar 1999 WO
9929924 Jun 1999 WO
9941423 Aug 1999 WO
0011721 Mar 2000 WO
0015865 Mar 2000 WO
0015881 Mar 2000 WO
0016377 Mar 2000 WO
0054320 Sep 2000 WO
0063957 Oct 2000 WO
0079019 Dec 2000 WO
0079576 Dec 2000 WO
0115220 Mar 2001 WO
0115220 Mar 2001 WO
0127346 Apr 2001 WO
0127347 Apr 2001 WO
0129280 Apr 2001 WO
0129891 Apr 2001 WO
0129893 Apr 2001 WO
0136702 May 2001 WO
0140541 Jun 2001 WO
0166832 Sep 2001 WO
Related Publications (1)
Number Date Country
20040143370 A1 Jul 2004 US
Divisions (1)
Number Date Country
Parent 09800881 Mar 2001 US
Child 10731651 US