Variable delay circuit

Abstract

A fine variable delay circuit includes a buffer having an input connected to a signal input terminal and an output. The buffer has an output impedance and outputs a logical level from the output. The fine variable delay circuit also includes a schmidt trigger buffer having an input connected to the output of the buffer and an output connected to a signal output terminal, a CMOS transistor having a gate and two electrodes, the gate being connected to a connection point between said buffer and said schmidt trigger buffer. In addition, the fine variable delay circuit includes a first switching element connected between one of the electrodes of the CMOS transistor and one terminal of a power supply, a second switching element connected between another of the electrodes of the CMOS transistor and another terminal of the power supply, and a delay setting circuit responsive to a select signal for controlling the first switching element and the second switching element to set simultaneously each of the first switching element and the second switching element to one of an ON and an OFF state, thereby setting a delay.

Description

BACKGROUND OF THE INVENTION

The present invention relates to a fine variable delay circuit which is suitable for use as each of variable delay stages which are cascade-connected to form a variable delay circuit which is able to delay, for example, an input signal thereto for a desired period of time.

Generally speaking, CMOS logic circuits individually have inherent input-output delay times of their own depending on various conditions during manufacture. As compared with logic circuits formed by bipolar transistors, the CMOS circuits suffer their larger scattering delay time, and therefore, the use of such CMOS logic circuits for forming various circuits will lead to lack of a timing margin. A fine variable delay circuit is needed to correct variations in the input-output delay time of such a CMOS logic circuit.

FIG. 1A shows a conventional variable delay circuit formed by a plurality of cascade-connected variable delay stages to which the present invention is applicable. Variable delay stages 11, 12 and 13 are connected in series and the delay time of each stage is selectively variable by selecting one of two paths branched from its input under control of a multiplexer 14. In this example, the variable delay stage 11 has buffers 15 and 16 respectively provided in two paths, the variable delay stage 12 has one buffer 16 provided in only one of the two paths and the variable delay stage 13 has two series-connected buffers 16 provided in only one of the two paths. The propagation delay time Tpd of the buffer 16 is set to a value twice larger than the propagation delay time Tpd of the buffer 15. For instance, the buffer 15 may be formed by a series connection of two inverters, whereas the buffer 16 by a series connection of four inverters. By selective control of select signals SEL.sub.1, SEL.sub.2 and SEL.sub.3 for the multiplexers 14 of the respective variable delay stages 11, 12 and 13, the path between an input terminal 17 and an output terminal 18 is changed for each stage, whereby delay times are 1, 2, . . . , or 8 times as long as the propagation delay time Tpd of the buffer 15, respectively, are provided in this example.

In the case where a delay element 19 is provided in only one of the two paths in each of the variable delay stages 11, 12 and 13 as shown in FIG. 1B, the delays d.sub.1, d.sub.2 and d.sub.3 of the delay elements 19 are A, 2A and 4A, respectively, where A is a minimum resolution desired to obtain. In the case of n variable delay stages being connected, the delay d.sub.n of the delay element 19 in the nth stage is A2.sup.n-1.

With the prior art example depicted in FIG. 1A, it is difficult to raise or improve the resolution (i.e. to reduce the minimum variable step) partly because the delays of the buffers 15 and 16 are relatively large, for example, 200 to 500 pS and partly because the total propagation delay between the input and output terminals 17 and 18 consists in great part of a fixed delay. In other words, since the scattering of the delays of the buffers has an appreciable influence on the total propagation delay as a whole, it is difficult to raise the delay resolution within compensated scattering delay. In the case where the buffers 15 and 16 are fabricated as integrated circuits using CMOS, the scattering of their delays is particularly large, making it more difficult to increase the resolution than in the case where bipolar transistors are used to form the buffers 15 and 16.

The circuit arrangement shown in FIG. 1B also utilizes the propagation delay of each delay element 19, which scatters due to varying conditions during manufacture, variations in the power supply voltage and ambient temperature and the scatter of the line capacity as well. Letting the delay resolution, i.e. the minimum variable step be represented by A, it is possible, ideally, that the nth variable delay stage selects the delay 0 or A2.sup.n-1 and that the delays ranging from 0 to A2.sup.n-1 are selectively set every step A at will by the variable delay circuit formed by a total of M variable delay stages. Accordingly, the following equation holds:

A2.sup.n-1 =A(2.sup.0 +2.sup.1 +. . .+2.sup.n-2)+A2.sup.0.

In practice, however, the delays of the respective delay stages scatter. Now, let the scattering or dispersion ratio of delay in each delay element be represented by .alpha.. In the worst case, there are the possibilities that the sum of delays in variable delay stages preceding a certain stage becomes minimum due to scattering and that the delay in that certain stage becomes maximum due to scattering, and even in such a case, the required delay resolution A must be secured. In the actual design of the variable delay circuit it is necessary, therefore, to predetermine the delays d.sub.1, d.sub.2, . . . of respective delay stages in anticipation of their scattering. That is, the delay d.sub.1, which satisfies (1+.alpha.)d.sub.1 =A, is determined for the first delay stage 11; the delay d.sub.2, which satisfies (1+.alpha.)d.sub.2 =d.sub.1 (1-.alpha.)+A, and hence is equal to 2A/(1+.alpha.).sup.2, is determined for the second delay stage 12; and the delay d.sub.3, which satisfies (1+.alpha.)d.sub.3 =(d.sub.1 +d.sub.2)(1-.alpha.), and hence is equal to 2A/(1+.alpha.).sup.3, is determined for the third delay stage 13. In the case where n delay stages are connected in cascade, the delay of the nth stage is D.sub.n =2.sup.n-1 .cndot.A/(1+.alpha.).sup.n, taking the scatter of the delay into account.

Thus the influence of the delay scattering or dispersion ratio .alpha. increases as the last delay stage is approached and the delay becomes smaller than that d.sub.n =2.sup.-1 .cndot.A in the ideal case, making it impossible to enlarge the range over which the delay of each delay stage is variable. In the case of using a CMOS gate array to form the delay element, the ratio .alpha. is usually around 0.6, and since this is an appreciably large value, the circuit which provides the desired delay would become inevitably large-scale, and hence is impractical.

SUMMARY OF THE INVENTION

It is therefore an object of the present invention to provide a fine variable delay circuit whose delay does not largely scatter and can be varied with a relatively small step.

According to an aspect of the present invention, an input signal is supplied to a buffer, which has an output impedance and outputs a logical level, and the output is provided to a schmidt trigger buffer. A CMOS transistor is connected at the input side to the connection point of the both buffers and connected at both ends to the power supply and the ground via first and second switching elements, respectively. The first and second switching elements are simultaneously controlled by a select signal.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1A is block diagram showing a conventional multistage variable delay circuit;

FIG. 1B is a block diagram showing another conventional multistage variable delay circuit;

FIG. 2 is a circuit diagram illustrating an embodiment of the present invention;

FIG. 3 is a table showing, by way of example, the relationships between the state of the select signal and waveforms appearing at a connection point CP and an output terminal 24.

FIG. 2 illustrates an embodiment according to an aspect of the present invention. While in the following embodiment of the fine variable delay circuit according to the present invention the source and drain of each FET are specified so as to facilitate a better understanding of their operation, the same operation as that described below will be obtained even if the source and the drain of the FET are exchanged. The input side of a buffer 61 is connected to a delay input terminal 23. The buffer 61 has an output impedance of a suitable magnitude and outputs logical levels. The output side of the buffer 61 is connected to the input side of a schmidt trigger buffer 62 which has threshold values for the rise and fall of the input signal. The output of the schmidt trigger buffer 62 is connected to the delay output terminal 24. The input side of a CMOS transistor 2C.sub.1 is connected to the connection point CP of the buffers 61 and 62. The CMOS transistor 2C.sub.1 has its both ends connected to the power supply terminal 20 and the grounding terminal 30 via a p-channel MOSFET 28.sub.1 and an n-channel MOSFET 32.sub.1 serving as switching elements, respectively. In the CMOS transistor 2C.sub.1 p-channel and n-channel MOSFETs 21.sub.1 and 22.sub.1 have their drains connected in series to each other and their gates are connected together and their connection point is connected as the input side to the connection point CP. The FET 21.sub.1 has its source connected via the switching element 28.sub.1 to the power supply terminal 20 and the FET 22.sub.1 has its source grounded via the switching element 32.sub.1.

With a view to increasing the number of step widths of the variable delay, this embodiment further includes two parallel-connected CMOS transistors 2C.sub.2a and 2C.sub.2b, which also have the same construction and characteristic as those of the CMOS transistor 2C.sub.1. Both ends of the two parallel-connected CMOS transistors 2C.sub.2a and 2C.sub.2b are connected to the power supply terminals 20 and 30 via a p-channel MOSFET 28.sub.2 and an n-channel MOSFET 32.sub.2 serving as switching elements, respectively. The CMOS transistors 2C.sub.2a and 2C.sub.2b have their gates connected to the connection point CP.

In order that the switching elements 28.sub.1 and 32.sub.1 may be simultaneously controlled to enter the same state by a select signal SEL.sub.1 at a select signal input terminal 33.sub.1, the terminal 33.sub.1 is connected directly to the gate of the FET serving as the switching element 28.sub.1 and is connected via an inverter 34.sub.1 to the gate of the FET forming the switching element 32.sub.1. Likewise, the switching elements 28.sub.2 and 32.sub.2 are simultaneously controlled to enter the same state by a select signal SEL.sub.2 at a select signal input terminal 33.sub.2.

With the above construction, when the select signals SEL.sub.1 and SEL.sub.2 at the terminals 33.sub.1 and 33.sub.2 are both high-level, the switching elements 28.sub.1, 32.sub.1, 28.sub.2 and 32.sub.2 are all OFF, and the CMOS transistor 2C.sub.1 side as viewed from the connection point CP is only a mere stray capacitance. Similarly, the CMOS transistor 2C.sub.2a and 2C.sub.2b sides as viewed from the connection point CP are only mere stray capacitances. By the Miller effect of these stray capacitances at the connection point CP, the input capacitance of the buffer 62 and the output impedance of the buffer 61 at the time of switching, small steps ST.sub.1 and ST.sub.2 appear in the rise and fall of the signal waveform at the connection point CP as shown in row A, left column in Table I of FIG. 3. This waveform is shaped by the buffer 62, and as a result, the output waveform at the delay output terminal 24 becomes such as shown in row A, right column in Table I.

In the case where the select signal SEL.sub.1 is at the low level and the select signal SEL.sub.2 at the high level, the switching elements 28.sub.1 and 32.sub.1 are both turned ON and the switching elements 28.sub.2 and 32.sub.2 OFF. On this account, the CMOS transistor 2C.sub.1 operates as an inverter which has its input at the connection point of the gates of the FETs 21.sub.1 and 22.sub.1 and its output at the connection point 64 of their drains. While this inverter is in operation, the load capacitance increases near its threshold value by virtue of the Miller effect. Hence, by the Miller effect of the load capacitance and the output impedance of the buffer 61 at the time of its switching, steps ST.sub.3 and ST.sub.4 larger than those ST.sub.1 and ST.sub.2 appear in the rise and fall of the waveform at the connection point CP as shown in Row B, left column in Table I of FIG. 3. In consequence, the waveform-shaped output obtainable at the output terminal 24 is delayed behind the corresponding output shown on Row A, right column by the time .DELTA.T, as shown on row B, right column of Table I.

When the select signal SEL.sub.1 is high-level and SEL.sub.2 low-level, the switching elements 28.sub.1, and 32.sub.1 are both turned OFF but those 28.sub.2 and 32.sub.2 both ON. Hence, the parallel-connected CMOS transistors 2C.sub.2a and 2C.sub.2b both operate as inverters, and by the Miller effect, the load capacitance becomes twice larger than in the case where the CMOS transistor 2C.sub.1 operates as an inverter. As the result of this, steps ST.sub.5 and ST.sub.6 larger than ST.sub.3 and ST.sub.4 appear in the rise and fall of the waveform at the connection point CP as shown on Row C, left column of Table I, and the output waveform at the output terminal 24 is delayed behind the corresponding waveform on Row A by 2.DELTA.T.

When the select signals SEL.sub.1 and SEL.sub.2 are both low-level, the switching elements 28.sub.1, 32.sub.1, 28.sub.2 and 32.sub.2 are all turned ON. Hence, the CMOS transistors 2C.sub.1, 2C.sub.2a and 2C.sub.2b all operate as inverters. As the result of this, larger steps ST.sub.7 and ST.sub.8 appear in the rise and fall of the waveform at the connection point CP as shown on Row D, left column in Table I of FIG. 3, and the output waveform at the output terminal 24 is delayed 3.DELTA.T behind the corresponding waveform on Row A. By selecting the combination of the logical level states of the select signals SEL.sub.1 and SEL.sub.2 as described above, the input signal at the input terminal 23 can be delayed for any one of the four delay times before being provided to the output terminal 24.

By connecting more parallel-connected CMOS transistors, for example, four CMOS transistors, to the connection point CP and controlling them with another select signal, the number of delays can be increased. While in the above CMOS transistors of the same characteristic are used and the delay of a difference linearly in proportion to the number of CMOS transistors which operate as inverters is obtained, it is also possible to substitute, for example, the CMOS transistors 2C.sub.2a and 2C.sub.2b with one CMOS transistor of the type that the sizes of the FETs forming it vary in a multiple relationship, for example, one CMOS transistor of a size twice larger than that of the CMOS transistor 2C.sub.1.

As described above, according to this embodiment, one or more CMOS transistors are connected to the connection point of the buffer and the schmidt trigger buffer and are selectively controlled by the select signal to enter or leave the inverter operating state, by which the delay of the output signal is controlled through utilization of an increase in the load capacitance by the Miller effect bear the threshold value during the inverter operation. Hence, the difference .DELTA.T between delays can be made small, for example, on the order of picoseconds to tens of picoseconds and the scatter of the difference .DELTA.T can be reduced; therefore, high resolution can be obtained.

The above-described embodiment, that is, the circuit shown in FIG. 2 may be used as an independent variable delay circuit or as individual delay stages in such a multistage connection as shown in FIGS. 1A and 1B. Moreover, FETs are used as transistors in the embodiments but bipolar transistors can be employed.

It will be apparent that many modifications and variations may be effected without departing from the scope of the novel concepts of the present invention.

Claims

1. A fine variable delay circuit comprising:

a buffer having an input connected to a signal input terminal receiving an input signal and an output, said buffer having an output impedance and outputting a logical level from the output;

a schmidt trigger buffer having an input connected to the output of said buffer and an output connected to a signal output terminal;

a CMOS transistor comprising a gate and two electrodes, said gate being connected to a connection point between said buffer and said schmidt trigger buffer;

a first switching element comprising one terminal connected to one of said electrodes of said CMOS transistor and another terminal connected to one terminal of a power supply;

a second switching element comprising one terminal connected to another of said electrodes of said CMOS transistor and another terminal connected to another terminal of said power supply; and

delay setting means responsive to a select signal for controlling said first switching element and said second switching element to set simultaneously each of said first switching element and said second switching element to one of an ON state and an OFF state,

whereby in said OFF state said CMOS transistor functions as a stray capacitance thereby providing a fixed delay, and in said ON state said CMOS transistor functions as an inverter thereby providing a fine delay in addition to said fixed delay.

2. The fine variable delay circuit according to claim 1, further comprising:

a second CMOS transistor having a gate and two electrodes, said gate being connected to the connection point between said buffer and said schmidt trigger buffer;

a third switching element connected between said one electrode of said second CMOS transistor and said one terminal of said power supply;

a fourth switching element connected between said other electrode of said CMOS transistor and said other terminal of said power supply; and

second delay setting means responsive to an another select signal for controlling said third and fourth switching elements to simultaneously set them to one of an ON state and an OFF state, thereby setting a delay.

3. The fine variable delay circuit according to claim 1, wherein said first and second switching elements are two FETs of different conductivity types.

4. The fine variable delay circuit according to claim 2, wherein said third and fourth switching elements are two FETs of different conductivity types.

5. The fine variable delay circuit according to claim 1, wherein said delay setting means comprises an inverter having an input connected to a select signal input terminal and an output connected to one of said first and second switching elements, said select signal input terminal being connected to the other of said first and second switching elements.

6. The fine variable delay circuit according to claim 2, wherein said second delay setting means comprises and inverter having an input connected to an another select signal input terminal and an output connected to one of said third and fourth switching elements, said other select signal input terminal being connected to the other of said third and fourth switching elements.

7. The fine variable delay circuit according to claim 2, wherein said second CMOS transistor comprises two parallel-connected CMOS transistors having construction and characteristics of the first CMOS transistor.