| Lattice Semiconductor Corporation, http://www.latticesemi.com,(2002),7 pgs. |
| “Dynamic Datapath Selection for Unpredictable Transger Starts”, IBM Technical Disclosure Bulletin, TBA-ACC-NO: NA9402589, Issue No:2A, Cross Reference: 0018-8689-37-2A-589,(1994),589-592. |
| “Dynamic Switch to Data Slow Mode on a Memory Card”, IBM Technical Disclosure Bulletin, 37, NA9402637,(1994),321-322. |
| “Low Power Quad Differential Line Driver with Cut-Off”, National Semiconductor, F100K ECL 300 Series Databook and Design Guide, pp. 2-54—2-60. (1992). |
| “Memory Card Data Fastpath”, IBM Technical Disclosure Bulletin, 37, TDB-ACC-NO: NA9402637, Issue No: 2A, Cross Reference: 0018-8689-37-2A-637,(1994),637-638. |
| “The SA27 library includes programmable delay elements DELAYMUXO and DELAYMUXN. How are these cells used?”, IBM Delaymuxn Book, (Feb. 1999),pp.1-6. |
| Brewer, Kevan , “Re: Memory mapped registers”, (Online): comp.arch.embedded, (May 2, 1996). |
| Djordjevic, A. R., et al., “Time Domain Response of Multiconductor Transmission Lines”, Proceedings of the IEEE, 75(6), (Jun. 1987),743-64. |
| Gjessing, et al., “Performance of the RamLink Memory Architecture”, Proceedings HICSS'94, (1994), 154-162. |
| Gjessing, Stein , et al., “RamLink: A High-BandwidthPoint-to-Point Memory Architecture”, Proceeding CompCon, (1992),328/331. |
| IEEE STD, “IEEE Standard for High-Bandwidth Memory Interface Based on Scalable Coherent Interface(SCI) Signaling Technology (RAMLink)”, IEEE Std. 1596.4-1996, (1996), 1-91. |
| Im, G., et al., “Bandwidth-Efficient Digital Transmission over Unshielded Twisted-Pair Wiring”, IEEE Journal on Selected Areas in Communications, 13(9), (Dec. 1995) 1643-1655. |
| Mooney, Randy , et al., “A 900 Mb/s Bidirectional Signaling Scheme”, IEEE Journal of Solid-State Circuits, 30(12), (Dec. 1995), 1538-1543. |
| Rao, A. , “Memory mapped registers”, new://comp.arch.ambedded, (Apr. 27, 1996). |
| Takahashi, T. , et al., “110GB/s Simultaneous Bi-Directional Transceiver Logic Synchronized with a System Clock”, IEEE International Solid-State Circuits Conference, (1999), 176-177. |