Claims
- 1. A signal processing system for converting a variable frequency input signal to an interpolated signal at a fixed sampling frequency, comprising:a recipient clock providing a recipient clock signal at a recipient clock frequency; a numerically controlled oscillator responsive to a frequency control signal representing baud rate of the variable frequency input signal and the recipient clock signal for providing a second clock signal at a fixed second clock frequency representing the baud rate of said variable frequency input signal, and a phase offset signal representing an offset in phase between the recipient clock signal and the second clock signal, and an interpolator that offsets a pair of variable frequency input signals in accordance with the phase offset signal to provide the interpolated signal at the fixed sampling frequency.
- 2. The signal processing system of claim 1 wherein the phase offset signal is greater than or equal to zero and less than one.
- 3. The signal processing system of claim 1 wherein the interpolator interpolates the variable frequency input signal by a non-integer value.
- 4. The signal processing system of claim 1 wherein the interpolator interpolates the variable frequency input signal by an integer value.
- 5. The signal processing system of claim 1 further comprising a modulator for modulating the interpolated signal onto a trigonometric signal at a carrier frequency.
- 6. The signal processing system of claim 5 further comprising a digital to analog converter for converting the modulated signal to an analog signal.
- 7. The signal processing system of claim 1 wherein the interpolator comprises a register, responsive to said second clock signal, to provide said pairs of variable frequency input signals.
- 8. The signal processing system of claim 1 wherein the interpolator comprises a plurality of interpolation stages and wherein at least one of said interpolation stages comprises a register coupled to said variable frequency input signal, wherein said register is clocked by said second clock signal to provide said pairs of variable frequency input signals, a difference operator coupled to output of said register and said variable frequency input signal, a multiplier coupled to the output of said difference operator for scaling the output of the difference operator in accordance with said phase offset signal and an adder coupled to the output of said register and output of said multiplier for providing said interpolated signal at the fixed sampling frequency.
- 9. The signal processing system of claim 1 wherein said interpolator comprises a plurality of interpolation stages and wherein at least one of said interpolation stages comprises a non-integer interpolation stage.
CROSS REFERENCE TO RELATED APPLICATION
This application is a continuation of allowed application Ser. No. 09/570,238 filed May 12, 2000 now U.S. Pat. No. 6,698,823, which is a continuation of application Ser. No. 08/948,101 filed Oct. 9, 1997, now U.S. Pat. No. 6,144,712, issued Nov. 7, 2000. The priority of this patent is hereby claimed under 35 U.S.C. §120.
This application contains subject matter that is related to U.S. Pat. No. 6,421,396, issued Jul. 16, 2002.
US Referenced Citations (23)
Non-Patent Literature Citations (1)
Entry |
Henry Samueli et al., “VLSI Architectures For A High-Speed Tunable Digital Modulator/Demodulator/BandPass-Filter Chip Set,” Integrated Circuits and Systems Laboratory Electrical Engineering Dept. University of California Los Angeles (ISCAS 92), 4 pages. |
Continuations (2)
|
Number |
Date |
Country |
Parent |
09/570238 |
May 2000 |
US |
Child |
10/272759 |
|
US |
Parent |
08/948101 |
Oct 1997 |
US |
Child |
09/570238 |
|
US |