The present technology relates to a vertical cavity surface emitting laser element that emits a laser beam in a direction perpendicular to a layer surface and a method of producing the vertical cavity surface emitting laser element.
A VCSEL (Vertical Cavity Surface Emitting Laser) device has a structure in which an active layer is sandwiched between a pair of distributed Bragg reflectors (DBRs). A current confinement structure is provided in the vicinity of the active layer and a current is concentrated in a partial region in the active region due to the current confinement structure, generating spontaneous emission light. The DBR includes a plurality of layers obtained by alternately stacking a low-refractive index layer and a high-refractive index layer and causes laser oscillation by reflecting light of a predetermined wavelength among the spontaneous emission light toward the active layer.
Here, in an InP VCSEL device including an active layer formed of an InP material, an ion implant is used as a current confinement structure (e.g., Patent Literature 1). Patent Literature 1 discloses a surface emitting laser device in which protons are implanted into an outer peripheral region of a tunnel junction layer formed of an AlGaNAs mixed crystal to form a current confinement structure.
However, in the configuration shown in Patent Literature 1, although a current confinement effect can be achieved, loss due to light absorption occurs in a region into which protons are implanted, which is disadvantageous for achieving a high output and is insufficient for practical use. Further, a buried tunnel junction structure is also known as a current confinement structure of the InP VCSEL device. The buried tunnel junction structure requires a buried growth process of tunnel junction and an increase in the production cost due to regrowth is inevitable.
In view of the circumstances as described above, it is an object of the present technology to provide a vertical cavity surface emitting laser element that has excellent producibility and is suitable for high output, and a method of producing the vertical cavity surface emitting laser element.
In order to achieve the above-mentioned object, a vertical cavity surface emitting laser element according to an embodiment of the present technology includes: a first DBR; a second DBR; an active layer; and a tunnel junction layer.
The first DBR reflects light of a specific wavelength.
The second DBR reflects light of the wavelength.
The active layer is disposed between the first DBR and the second DBR.
The tunnel junction layer is disposed between the first DBR and the active layer and forms a tunnel junction.
Respective layers between the first DBR and the second DBR have an inner peripheral region that is on an inner peripheral side as viewed from a direction perpendicular to a layer surface, and an outer peripheral region surrounding the inner peripheral region, ions being implanted into the outer peripheral region of the tunnel junction layer, the outer peripheral region having a lower carrier concentration and a larger electric resistance than the inner peripheral region of the tunnel junction layer.
In accordance with this configuration, by implanting ions into the outer peripheral region of the tunnel junction layer, it is possible to reduce the carrier concentration in the outer peripheral region and eliminate the tunnel junction in the outer peripheral region. As a result, the outer peripheral region has an electric resistance larger than that of the inner peripheral region, and a current confinement structure is formed by the tunnel junction layer. Since a current confinement structure can be formed by implanting ions, this VCSEL device has excellent producibility. Further, since the outer peripheral region of the tunnel junction layer is not insulated by crystal breakage, the light absorption in the outer peripheral region is small and this VCSEL device is suitable for high output.
A bandgap of the outer peripheral region of the tunnel junction layer may be larger than a bandgap of the inner peripheral region of the tunnel junction layer.
A refractive index of the outer peripheral region of the tunnel junction layer may be smaller than a refractive index of the inner peripheral region of the tunnel junction layer.
The ions may be O ions.
The tunnel junction layer may be formed of a substance containing at least one layer of Al.
The outer peripheral region of the tunnel junction layer may contain an Al oxide.
The vertical cavity surface emitting laser element may further include:
The outer peripheral region of the first intermediate layer may contain an Al oxide, and
The outer peripheral region of each of the first intermediate layer, the active layer, and the second intermediate layer may contain an Al oxide.
The outer peripheral region of the active layer may contain an Al oxide, and
The inner peripheral region of the tunnel junction layer may be formed by stacking a first layer formed of p+-AlInAs and a second layer formed of n+-AlInAs, and
The inner peripheral region of the tunnel junction layer may be formed by stacking a first layer formed of p+-AlGaAs and a second layer formed of n+-AlGaAs, and
In order to achieve the above-mentioned object, a method of producing a vertical cavity surface emitting laser element according to an embodiment of the present technology includes:
The tunnel junction layer may be formed of a substance containing Al, and
The step of implanting ions into the outer peripheral region of the tunnel junction layer may further include generating an Al oxide in the outer peripheral region of the tunnel junction layer by implanting O ions.
The stacked body may further include a first intermediate layer that is disposed between the tunnel junction layer and the active layer, and a second intermediate layer that is disposed between the second DBR and the active layer, and
The method of producing a vertical cavity surface emitting laser element may further include an annealing step of repairing crystal defects caused by the ion implantation and promoting generation of an Al oxide.
A VCSEL (Vertical Cavity Surface Emitting Laser) device according to an embodiment of the present technology will be described.
[Structure of VCSEL Device]
Of the configuration of the VCSEL device 100, layers between the lower DBR 108 and the upper DBR 109, i.e., a stacked body of the lower spacer layer 101, the lower intermediate layer 102, the active layer 103, the upper intermediate layer 104, the tunnel junction layer 105, and the upper spacer layer 106 is referred to as a stacked body 120.
That is, the lower intermediate layer 102 has an inner peripheral region 102a and an outer peripheral region 102b, and the active layer 103 has an inner peripheral region 103a and an outer peripheral region 103b. The upper intermediate layer 104 has an inner peripheral region 104a and an outer peripheral region 104b, and the tunnel junction layer 105 has an inner peripheral region 105a and an outer peripheral region 105b. The upper spacer layer 106 has an inner peripheral region 106a and an outer peripheral region 106b.
Hereinafter, each configuration of the VCSEL device 100 will be described with reference to
The lower intermediate layer 102 is a layer that is provided on the lower spacer layer 101 and confines carriers in the active layer 103. The lower intermediate layer 102 is formed of an n-type semiconductor material and can be formed of a material containing Al, e.g., n-AlGaInAs. Further, the lower intermediate layer 102 may be formed of a material containing no Al and may be formed of, for example, n-InP.
The active layer 103 is provided on the lower intermediate layer 102 emits and amplifies spontaneous emission light. The active layer 103 can be a layer having a quantum well (QW) structure in which a quantum well layer having a small bandgap and a barrier layer having a large bandgap are alternately stacked. The active layer 103 can be formed of a material containing Al, e.g., AlGaInAs. Further, the active layer 103 may be formed of a material containing no Al and can be formed of, for example, InGaAs or InGaAsP. Further, the active layer 103 does not necessarily need to have a quantum well structure and may have a quantum dots (QDs) structure formed of InAs or the like.
The upper intermediate layer 104 is a layer that is provided on the active layer 103 and confines carriers in the active layer 103. The upper intermediate layer 104 is formed of a p-type semiconductor material and can be formed of a material containing Al, e.g., p-AlGaInAs. Further, the upper intermediate layer 104 may be formed of a material containing no Al and can be formed of, for example, p-InP.
The tunnel junction layer 105 is provided on the upper intermediate layer 104 and forms a current confinement structure by a tunnel junction.
The tunnel junction layer 105 can be formed of a substance containing Al. Examples of the substance containing Al include AlInAs and AlGaInAs. In the case of AlInAs, the first layer 121 can be formed of p+-AlInAs and the second layer 122 can be formed of n+-AlInAs. Further, in the case of AlGaInAs, the first layer 121 can be formed of p+-AlGaInAs and the second layer 122 can be formed of n+-AlGaInAs.
Further, the tunnel junction layer 105 can be formed of a substance containing no Al and can be formed of, for example, InP, InGaAsP, or InGaAs. In the case of InP, the first layer 121 can be formed of p+-InP and the second layer 122 can be formed of n+-InP. In the case of InGaAsP, the first layer 121 can be formed of p+-InGaAsP and the second layer 122 can be formed of n+-InGaAsP. In the case of InGaAs, the first layer 121 can be formed of p+-InGaAs and the second layer 122 can be formed of n+-InGaAs.
Further, the tunnel junction layer 105 can be formed of both a substance containing Al and a substance containing no Al, the materials of the first layer 121 and the second layer 122 being different from each other. Specifically, the first layer 121 can be formed of AlInAs or AlGaInAs containing Al and the second layer 122 can be formed of InP, InGaAsP, or InGaAs containing no Al. In this case, for example, the first layer 121 can be formed of p+-AlInAs and the second layer 122 can be formed of n+-InP.
Conversely, the first layer 121 can be formed of InP, InGaAsP, or InGaAs containing no Al and the second layer 122 can be formed of AlInAs or AlGaInAs containing Al. In this case, for example, the first layer 121 can be formed of p+-InP and the second layer 122 can be formed of n+-AlInAs.
Here, as described above, the tunnel junction layer 105 has the inner peripheral region 105a on the inner peripheral side as viewed from the Z direction and the outer peripheral region 105b surrounding the inner peripheral region 105a (see
Due to the decrease in carrier concentration in the outer peripheral region 105b, the tunnel junction between the first layer 121 and the second layer has disappeared as will be described below. Meanwhile, ions have not implanted into the inner peripheral region 105a and thus the tunnel junction between the first layer 121 and the second layer 122 is maintained. As a result, the electric resistance of the outer peripheral region 105b is larger than the electric resistance of the inner peripheral region 105a.
The ion species of the ions implanted into the outer peripheral region 105b can be an ion species that increases the bandgap between the first layer 121 and the second layer 122 and can be specifically O ions or N ions. Of these, O ions are more suitable because they are capable of oxidizing the outer peripheral region 105b.
The upper spacer layer 106 is a layer that is provided on the tunnel junction layer 105 and adjusts the interval between the lower DBR 108 and the upper DBR 109. The upper spacer layer 106 is formed of an n-type semiconductor material and can be, for example, n-InP.
The contact layer 107 is provided around the upper DBR 109 on the upper spacer layer 106 and provides electrical connection between the upper electrode 111 and the upper spacer layer 106. The contact layer 107 can have an annular shape surrounding the inner peripheral region 120a of the stacked body 120. The contact layer 107 is formed of an n-type semiconductor material having a high impurity concentration and can be formed of, for example, n+-InGaAs, n+-InGaAsP, or n+-InP.
The lower DBR 108 is provided adjacent to the inner peripheral region 101a (see
The upper DBR 109 is provided adjacent to the inner peripheral region 106a (see
The lower electrode 110 is provided adjacent to the lower spacer layer 101 around the lower DBR 108 and functions as one electrode of the VCSEL device 100. The lower electrode 110 can be formed of, for example, Ti/Pt/Au, AuGe/Ni/Au, or the like. Further, the lower electrode 110 may be formed by plating.
The upper electrode 111 is formed adjacent to the contact layer 107 and functions as the other electrode of the VCSEL device 100. The upper electrode 111 can have an annular shape surrounding the upper DBR 109. The upper electrode 111 can be formed of, for example, Ti/Pt/Au.
The VCSEL device 100 has the configuration as described above. The configuration of the VCSEL device 100 is not limited to the one shown here and only needs to include at least the active layer 103, the tunnel junction layer 105, the lower DBR 108, and the upper DBR 109.
[Band Structure of VCSEL Device]
A band structure of the VCSEL device 100 will be described.
As shown in
Meanwhile, as shown in
As described above, in the tunnel junction layer 105, a current flows through the inner peripheral region 105a by the tunnel junction but no current flows through the outer peripheral region 105b due to elimination of a tunnel junction. For this reason, a current flowing through the tunnel junction layer 105 is concentrated in the inner peripheral region 105a, i.e., a current confinement effect occurs.
Note that the ion species of ions to be implanted into the outer peripheral region 105b only needs to by an ion species that increases the bandgap between the conduction band Ec and the Valence band Ev in the first layer 121 and the second layer 122 as shown in
[Operation of VCSEL Device]
When a voltage is applied between the lower electrode 110 and the upper electrode 111, a current flows between the lower electrode 110 and the upper electrode 111 (see
Since the lower DBR 108 and the upper DBR 109 are configured to reflect light having the oscillation wavelength A, the component of the oscillation wavelength A of the spontaneous emission light forms a standing wave between the lower DBR 108 and the upper DBR 109 and is amplified by the active layer 103. When the injected current exceeds a threshold value, the light forming a standing wave is laser-oscillated and a laser beam is emitted through the upper DBR 109.
Here, in the VCSEL device 100, a current confinement structure is realized by implanting ions in the outer peripheral region 105b of the tunnel junction layer 105 to eliminate the tunnel junction of the outer peripheral region 105b as described above. Unlike the proton implant (see Patent Literature 1), since the crystal of the outer peripheral region 105b is not broken to increase the resistance, the light absorption in the outer peripheral region 105b is small and the loss due to light absorption is suppressed.
[Regarding Oxidization by Ion Implantation]
A current confinement structure is realized by implanting ions into the outer peripheral region 105b of the tunnel junction layer 105 as described above. Here, in the case where the tunnel junction layer 105 is formed of a substance containing Al (AlInAs or the like) and the outer peripheral region 105b is O ions, O is taken into the substance containing Al in the outer peripheral region 105b and the outer peripheral region 105b becomes a semi-insulator. As a result, in addition to the elimination of a tunnel junction, the semi-insulator makes the resistance of the outer peripheral region 105b higher, which is more suitable.
Further, by increasing the amount of O ions to be implanted into the outer peripheral region 105b, an Al oxide (AlOX) is formed in the outer peripheral region 105b. For example, in the case where the first layer 121 is formed of p+-AlInAs and the second layer 122 is formed of n+-AlInAs in the inner peripheral region 105a, the outer peripheral region 105b can be formed of an AlInAs oxide.
By forming an Al oxide, the bandgap (see
[Regarding Method of Producing VCSEL Device]
A method of producing the VCSEL device 100 will be described.
As shown in
Note that the substrate 131 is a substate formed of an n-type semiconductor material and can be, for example, an n-InP substrate. The semiconductor layer 132 is formed of an n-type semiconductor material and can be, for example, n-InP. The etching stop layer 133 is formed of an n-type semiconductor material and can be, for example, n-InGaAsP. The respective layers from the lower spacer layer 101 to the contact layer 107 are formed of the above-mentioned materials.
Next, as shown in
Next, as shown in
Subsequently, as shown in
Here, in the case where the tunnel junction layer 105 is formed of a substance containing Al and the ions are O ions, it is possible to oxidize Al present in the outer peripheral region 105b to form an Al oxide (AlOX), by increasing the amount of O ions to be implanted.
For example, in the case where the tunnel junction layer 105 is formed of a substance containing Al, it is possible to generate an Al oxide in the outer peripheral region 105b by implanting O ions to reach the depth just before the upper intermediate layer 104. Since the contact layer 107 and the upper spacer layer 106 are each formed of a substance containing no Al, they are not oxidized by the implanted O ions.
Subsequently, as shown in
Subsequently, as shown in
Subsequently, as shown in
Subsequently, as shown in
Subsequently, as shown in
Subsequently, as shown in
Subsequently, as shown in
Subsequently, as shown in
In this way, the VCSEL device 100 can be prepared. Note that the method of producing the VCSEL device 100 is not limited to the one shown here and only needs to include at least a process of implanting ions into the outer peripheral region 105b of the tunnel junction layer 105.
[Effects of VCEL Device]
As described above, the VCSEL device 100 is capable of achieving a current confinement effect by reducing the carrier concentration by implanting ions into the outer peripheral region 105b of the tunnel junction layer 105 to eliminate the tunnel junction. Since a current confinement structure is realized not by breaking the crystal in the outer peripheral region 105b, the light absorption in the outer peripheral region 105b is small and the loss due to light absorption can be suppressed. For this reason, the VCSEL device 100 is suitable for high output. Further, in the VCSEL device 100, a buried growth process is unnecessary for forming a current confinement structure unlike a buried tunnel junction structure, excellent producibility can be achieved.
Further, in the VCSEL device 100, in the case where the tunnel junction layer 105 is formed of a substance containing Al and the ions to be implanted into the outer peripheral region 105b are O ions, it is possible to form an Al oxide (AlOX) in the outer peripheral region 105b by increasing the amount of O ions to be implanted. Since the refractive index of the outer peripheral region 105b decreases by forming an Al oxide, it is possible to achieve a light confinement effect by the tunnel junction layer 105 and improve the light emission properties of the VCSEL device 100.
Further, by performing annealing treatment after implanting O ions, it is possible to decrease the carrier concentration of the outer peripheral region 105b, promote the formation of an Al oxide, and improve the reliability of the VCSEL device 100 by improvement in the crystal quality and strong oxidation.
[Regarding Ion Implantation Region]
Although ions are implanted into the outer peripheral region 105b of the tunnel junction layer 105 in the VCSEL device 100 in the above description, ions may be implanted into another layer of the VCSEL device 100.
(Ion Implantation Region 1)
As shown in
As shown in
Ions can be implanted into the outer peripheral region 105b and the outer peripheral region 104b by providing a resist on the inner peripheral region 120a and applying ions thereto from above (see
Note that in the case where the tunnel junction layer 105 and the upper intermediate layer 104 are each formed of a substance containing Al, it is possible to form an Al oxide in the outer peripheral region 105b and the outer peripheral region 104b by implanting O ions into the outer peripheral region 105b and the outer peripheral region 104b. As a result, since the refractive index of the outer peripheral region 105b can be made smaller than the refractive index of the inner peripheral region 105a and the refractive index of the outer peripheral region 104b can be made smaller than the refractive index of the inner peripheral region 104a, it is possible to achieve light confinement by the tunnel junction layer 105 and the upper intermediate layer 104.
Specifically, the tunnel junction layer 105 can be formed of n+-AlInAs and p+-AlInAs and the upper intermediate layer 104 can be formed of p-AlGaInAs. Further, the active layer 103 is formed of a substance containing no Al and can be formed of, for example, InGaAs. As a result, it is possible to form an Al oxide only in the outer peripheral region of each of the tunnel junction layer 105 and the upper intermediate layer 104. The lower intermediate layer 102 may be formed of a substance containing Al, such as n-AlGaInAs, and may be formed of a substance containing no Al, such as n-InP.
(Ion Implantation Region 2)
As shown in
Further, in the active layer 103, ions may be implanted into the outer peripheral region 103b (see
As shown in
Ions can be implanted into the outer peripheral region of each of the tunnel junction layer 105, the upper intermediate layer 104, the active layer 103, and the lower intermediate layer 102 by providing a resist on the inner peripheral region 120a and applying ions thereto from above (see
Note that in the case where the tunnel junction layer 105, the upper intermediate layer 104, the active layer 103, and the lower intermediate layer 102 are each formed of a substance containing Al, it is possible to form an Al oxide in the outer peripheral region of the respective layers by implanting O ions into the outer peripheral region of the respective layers. As a result, since the refractive index of the outer peripheral region of the respective layers can be made smaller than the refractive index of the inner peripheral region of the respective layers, it is possible to achieve light confinement by the tunnel junction layer 105, the upper intermediate layer 104, the active layer 103, and the lower intermediate layer 102.
Specifically, the tunnel junction layer 105 can be formed of n+-AlInAs and p+-AlInAs and the upper intermediate layer 104 can be formed of p-AlGaInAs. Further, the active layer 103 can be formed of AlGaInAs and the lower intermediate layer 102 can be formed of n-AlGaInAs. As a result, it is possible to form an Al oxide in the outer peripheral region of each of the tunnel junction layer 105, the upper intermediate layer 104, the active layer 103, and the lower intermediate layer 102.
Note that the lower intermediate layer 102 may be formed of a substance containing no Al, such as n-InP. In this case, it is possible to form an Al oxide only in the outer peripheral region of each of the tunnel junction layer 105, the upper intermediate layer 104, and the active layer 103.
(Ion Implantation Region 3)
As shown in
As shown in
Ions can be implanted into the outer peripheral region of each of the tunnel junction layer 105 and the active layer 103 by providing a resist on the inner peripheral region 120a and applying ions thereto from above (see
Further, by increasing the amount of O ions to be implanted, it is possible to form an Al oxide in the outer peripheral region of each of the tunnel junction layer 105 and the active layer 103. As a result, since the refractive index of the outer peripheral region of each of the tunnel junction layer 105 and the active layer 103 can be made smaller than the refractive index of the inner peripheral region of the respective layers, it is possible to achieve light confinement by the tunnel junction layer 105 and the active layer 103.
Specifically, the tunnel junction layer 105 can be formed of n+-AlInAs and p+-AlInAs and the active layer 103 can be formed of AlGaInAs. Further, the upper intermediate layer 104 can be formed of p-InP. As a result, it is possible to form an Al oxide in the outer peripheral region of each of the tunnel junction layer 105 and the active layer 103 and form no Al oxide in the upper intermediate layer 104.
Note that the lower intermediate layer 102 may be formed of a substance containing Al, such as n-AlGaInAs, and may be formed of a substance containing no Al, such as n-InP. In the case where the lower intermediate layer 102 is formed of a substance containing Al, it is possible to form an Al oxide in the outer peripheral region of each of the tunnel junction layer 105, the active layer 103, and the lower intermediate layer 102.
In addition, in the VCSEL device 100, ions may be implanted into the outer peripheral region of at least one of the lower intermediate layer 102, the active layer 103, or the upper intermediate layer 104. Further, in the VCSEL device 100, the outer peripheral region of at least one of the lower intermediate layer 102, the active layer 103, or the upper intermediate layer 104 may contain an Al oxide.
[Other Structures of VCSEL Device]
Other structures of the VCSEL device 100 will be described.
(Lower DBR)
As shown in
The lower DBR 108 is formed on the support layer 112 and is formed in a recessed curved surface shape. By forming the lower DBR 108 in a recessed curved surface shape, it is possible to collect reflected light from the lower DBR 108 on the inner peripheral region 120a and achieve a light confinement effect by the lower DBR 108. Note that the lower DBR 108 may have a spherical curved surface shape and may have a cylindrical curved surface shape or another curved surface shape.
(Back Surface Emitting VCSEL)
As shown in
(Disposition of Tunnel Junction Layer)
As shown in
In this structure, the lower intermediate layer 102 can be formed of a p-type semiconductor material such as p-AlGaInAs and the upper intermediate layer 104 can be formed of an n-type semiconductor material such as n-AlGaInAs. The other layers can be formed of the materials described above. Note that in this structure, the VCSEL device 100 can be a back surface emitting VCSEL and the lower DBR 108 or the upper DBR 109 can have a recessed curved surface shape.
(Different Material Substrate)
As shown in
(Materials of Respective Layers)
As described above, the VCSEL device 100 can be an InP-based VCSEL device obtained by stacking respectively layers by crystal growth on the substrate 131 (see
In this case, the lower spacer layer 101 and the upper spacer layer 106 (see
[VCSEL Device Array]
The VCSEL device 100 according to this embodiment is also capable of constituting a VCSEL device array.
[Integrated Module]
The VCSEL device 100 according to this embodiment is also capable of constituting an integrated module.
The VCSEL device 100 includes the above-mentioned substrate 113 (see
Further, the semiconductor device 301 may be a device other than a light-receiving device and may be, for example, a drive device of a VCSEL device. Further, one or a plurality of the semiconductor devices 301 may be mounted on the above-mentioned VCSEL device array 200 to obtain an integrated module. The semiconductor device 301 can be mounted by a silicon photonics technology. The integrated module 300 does not necessarily need to include the semiconductor device 301 and may include a semiconductor circuit formed in the substrate 113 and one or a plurality of the VCSEL devices 100.
[Regarding Present Disclosure]
The effects described in the present disclosure are merely examples and not limited, and additional effects may be provided. The above description of the plurality of effects does not necessarily mean that these effects are simultaneously exhibited. It means that at least one of the effects described above can be achieved, and effects not described in the present disclosure may be exhibited. Further, of the features described in the present disclosure, at least two features may be combined.
It should be noted that the present technology may also take the following configurations.
(1) A vertical cavity surface emitting laser element, including
(2) The vertical cavity surface emitting laser element according to (1) above, in which
(3) The vertical cavity surface emitting laser element according to (2) above, in which
(4) The vertical cavity surface emitting laser element according to any one of (1) to (3) above, in which
(5) The vertical cavity surface emitting laser element according to any one of (1) to (4) above, in which
(6) The vertical cavity surface emitting laser element according to (5) above, in which
(7) The vertical cavity surface emitting laser element according to any one of (1) to (6) above, further including:
(8) The vertical cavity surface emitting laser element according to (7) above, in which
(9) The vertical cavity surface emitting laser element according to (7) above, in which
(10) The vertical cavity surface emitting laser element according to (7) above, in which
(11) The vertical cavity surface emitting laser element according to any one of (1) to (10) above, in which
(12) The vertical cavity surface emitting laser element according to any one of (1) to (10) above, in which
(13) A method of producing a vertical cavity surface emitting laser element, including:
(14) The method of producing a vertical cavity surface emitting laser element according to (13) above, in which
(15) The method of producing a vertical cavity surface emitting laser element according to (14) above, in which
(16) The method of producing a vertical cavity surface emitting laser element according to (14) above, in which
(17) The method of producing a vertical cavity surface emitting laser element according to any one of (14) to (16) above, further including
Number | Date | Country | Kind |
---|---|---|---|
2020-143035 | Aug 2020 | JP | national |
Filing Document | Filing Date | Country | Kind |
---|---|---|---|
PCT/JP2021/030039 | 8/17/2021 | WO |