Number | Name | Date | Kind |
---|---|---|---|
4821173 | Young et al. | Apr 1989 | |
4937827 | Beck et al. | Jun 1990 | |
5185865 | Pugh | Feb 1993 | |
5327361 | Long et al. | Jul 1994 | |
5455928 | Herlitz | Oct 1995 |
Entry |
---|
Ososanya et al., VLSI Design of a Bus Arbitration Module for the 68000 Series of Microprocessors, IEEE, pp. 398-402, Apr. 10, 1994. |
Coelho, A VHDL Standard Package for Logic Modeling, IEEE, pp. 25-32, Jun. 1990. |
Taub, Corrected Settling Time of the Distributed Parallel Arbiter, IEEE, pp. 348-354, Jul. 1992. |