Voice coil motor temperature sensing circuit to reduce catastrophic failure due to voice coil motor coil shorting to ground

Information

  • Patent Grant
  • 9245540
  • Patent Number
    9,245,540
  • Date Filed
    Wednesday, October 29, 2014
    9 years ago
  • Date Issued
    Tuesday, January 26, 2016
    8 years ago
Abstract
An electrical circuit includes: a controlled switch; one or more temperature sensors in thermal contact with the controlled switch; and a control unit configured to: receive a temperature signal from the one or more temperature sensors; compare the received temperature signal to a predetermined threshold; and in response to the received temperature signal exceeding the predetermined threshold, render the controlled switch inoperative.
Description
BACKGROUND

1. Technical Field


Apparatuses and methods consistent with the present inventive concept relate to current sensing, and more particularly to sensing overcurrent conditions in a voice coil motor circuit.


2. Related Art


During the lifetime of a data storage device there is a potential for metal debris resulting from internal component wear to come in contact with the coil of the voice coil motor (VCM). Over time this metal could damage the coil causing a short circuit to ground in the VCM drive circuitry. As a result, a large amount of current flowing to ground through the VCM drive circuitry and power supply circuitry can cause the affected printed circuit board assemblies to burn.


Conventionally, electronic fuses (E-fuses) may be used for over voltage and overcurrent protection. However, the response time of an E-fuse is insufficient to prevent damage caused by the rapid discharge of current built up in it in the inductance of the VCM coil resulting from a short circuit to ground.





BRIEF DESCRIPTION OF THE DRAWINGS

Aspects and features of the present inventive concept will be more apparent by describing example embodiments with reference to the accompanying drawings, in which:



FIG. 1 is a diagram illustrating current flow in a conventional H-bridge circuit;



FIG. 2A is a diagram illustrating an H-bridge circuit having temperature sensors according to various embodiments of the present inventive concept;



FIG. 2B is a diagram illustrating placement of temperature sensors relative to a controlled switch of an H-bridge circuit according to various embodiments of the present inventive concept;



FIG. 3 is a diagram illustrating an electrical circuit according to various embodiments of the present inventive concept;



FIG. 4 is a diagram illustrating an electrical circuit in a data storage device according to various embodiments of the present inventive concept;



FIG. 5 is a flow chart illustrating a method according to various embodiments of the present inventive concept; and



FIG. 6 is a flow chart illustrating a method according to various embodiments of the present inventive concept.





DETAILED DESCRIPTION

While certain embodiments are described, these embodiments are presented by way of example only, and are not intended to limit the scope of protection. The methods and systems described herein may be embodied in a variety of other forms. Furthermore, various omissions, substitutions, and changes in the form of the example methods and systems described herein may be made without departing from the scope of protection.


Overview

The drive circuit for a VCM provides high current to permit the VCM to rapidly move a read-write head actuator arm across a recording medium. A conventional drive circuit for a VCM may be configured as an H-bridge circuit. FIG. 1 is a diagram illustrating current flow in a conventional H-bridge circuit.


Referring to FIG. 1, the conventional H-bridge circuit 110 may include a first controlled switch 114a, a second controlled switch 114b, a third controlled switch 114c, a fourth controlled switch 114d, and a VCM 120. The controlled switches may be, for example, but not limited to, field-effect transistors (FETs) or other circuit elements or semiconductor or mechanical/electromechanical switches. One of ordinary skill in the art will appreciate that each of the controlled switches may include more than one switching device or circuit element without departing from the scope of the present inventive concept.


To move the read-write head actuator arm in a first direction, the first controlled switch 114a and the second controlled switch 114b may be activated while the third controlled switch 114c and the fourth controlled switch 114d remain inactive permitting current to flow in a first direction 140 through the first controlled switch 114a, the VCM 120, and the second controlled switch 114b causing the read-write head actuator arm 420 (refer to FIG. 4) to move in the first direction. To move the read-write head actuator arm in a second (opposite) direction, the first controlled switch 114a and the second controlled switch 114b may be deactivated while the third controlled switch 114c and the fourth controlled switch 114d are activated permitting current to flow in a second direction 150 through the third controlled switch 114c, the VCM 120, and the fourth controlled switch 114d causing the read-write head actuator arm 420 (refer to FIG. 4) to move in the second direction. The current flow through the VCM 120 stores energy in a magnetic field in the inductance of the VCM 120.


If the VCM 120 coil becomes damaged causing a short circuit to ground a large current may flow through one or more of the controlled switches 114a-114d from the power supply 130 and/or the energy stored in the magnetic field in the inductance of the VCM 120. An increase in current flowing through any of the controlled switches 114a-114d may cause a rise in operating temperature of the controlled switches 114a-114d having the increased current flow. Therefore, the increased current flow may be sensed based on sensing a rise in operating temperature of the controlled switches 114a-114d.


Current Sensing Based on Temperature



FIG. 2A is a diagram illustrating an H-bridge circuit 210 having temperature sensors according to various embodiments of the present inventive concept. Referring to FIG. 2A, at least two temperature sensors 220-290 may be provided for each controlled switch 114a-114d. The temperature sensors 220-290 may be, for example, but not limited to, diode temperature sensors or other semiconductor junction devices. Operating temperatures of the controlled switches 114a-114d may be sensed by the temperature sensors 220-290 and converted to electrical signals representing the temperatures.



FIG. 2B is a diagram illustrating placement of temperature sensors relative to a controlled switch of an H-bridge circuit according to various embodiments of the present inventive concept. Referring to FIG. 2B, the temperature sensors 220, 230 may be integrated on a semiconductor die 215 in conjunction with formation of a controlled switch 214a thereby ensuring that the temperature sensors 220, 230 are in thermal contact with the controlled switch 214a. In some embodiments, the temperature sensors 220, 230 may be formed on the semiconductor die 215 at opposite corners of the controlled switch 214a structure. In some embodiments, the controlled switch 214a may be, for example, but not limited to, an FET, and the temperature sensors 220, 230 may be formed on the semiconductor die 215 at opposite corners of the FET structure.



FIG. 3 is a diagram illustrating an electrical circuit 310 according to various embodiments of the present inventive concept. Referring to FIGS. 2A and 3, the electrical circuit 310 may include an H-bridge circuit 210, drive circuitry 360 for the H-bridge circuit 210, a control unit 370, and a memory 380. The memory 380 may be nonvolatile memory, for example, but not limited to, EPROM memory, EEPROM memory, etc. The H-bridge circuit 210 may include a plurality of controlled switches 214a-214d and a plurality of temperature sensors 220-290.


The drive circuitry 360 may be electrically connected to a control terminal 330 of each of the plurality of controlled switches 214a-214d. The control unit 370 may control the drive circuitry 360 to cause the drive circuitry 360 to activate and deactivate the controlled switches 214a-214d as required to cause the VCM 120 to move the read-write head actuator arm 420 (refer to FIG. 4).


At least two temperature sensors 200-290 may be provided for each of the controlled switches 214a-214d. Referring to FIG. 3, one representative controlled switch 214a and two representative temperature sensors 220, 230 are illustrated. The temperature sensors 200, 230 may be in thermal contact with the controlled switch 214a to sense the operating temperature of the controlled switch 214a.


In some embodiments, a diode temperature sensor 220, 230 may be provided with current from a current source 340, 350. With a constant current applied, the voltage across the diode temperature sensor 220, 230 will decrease by approximately 1 to 2 mV/° C. over temperature. The voltage change over temperature may be used with a look up table or an equation to calculate a temperature.


In some embodiments, operating temperatures of the controlled switches 214a-214d of the H-bridge circuit 210 may be characterized over different operating conditions for the VCM 120 and temperature profiles stored in the memory 380. An absolute maximum operating temperature for the controlled switches 214a-214d may also be stored in the memory 380.


Referring again to FIG. 3, the control unit 370 may receive electrical signals 372, 374 representing the operating temperature (i.e., temperature signals) of the controlled switch 214a from the temperature sensors 220, 230. The control unit 370 may compare the operating temperature indicated by each of the temperature signals 372, 374 from the temperature sensors 220, 230 to a predetermined threshold, for example, the absolute maximum operating temperature stored in the memory 380.


If any of the temperature signals 372, 374 exceeds the predetermined threshold, the increased temperature may indicate an overcurrent condition in the H-bridge circuit 210, for example, due to a short circuit to ground in the VCM 120 coil. In response, the control unit 370 may record the increased temperature as an over-temperature event in a designated field of a Drive Reliability Management (DRM) log on the storage medium 430 (refer to FIG. 4). The control unit 370 may then render all of the controlled switches 214a-214d inoperative by causing the drive circuitry 360 to command the controlled switches 214a-214d to a state that prevents electrical current flow through the controlled terminals (e.g., the drain and source terminals on an FET) of the controlled switches 214a-214d. For example, the drive circuitry 360 may provide a signal to the control terminal 330 of the controlled switch 214a to deactivate the controlled switch 214a, or the controlled switch 214a may otherwise be commanded to a high impedance state. Information recorded in the DRM log may subsequently be accessed from the storage medium 430 of a failed data storage device 410 (refer to FIG. 4).


Alternatively or additionally, the control unit 370 may compare the operating temperature of each controlled switch 214a-214d to the operating temperature of every other controlled switch 214a-214d. The control unit 370 may determine an operating temperature for the controlled switch 214a from the temperature signals 372, 374 received from the temperature sensors 220, 230 of the controlled switch 214a. For example, the control unit 370 may average the temperature signals 372, 374 received from the temperature sensors 220, 230 of the controlled switch 214a to generate an operating temperature for the controlled switch 214a. The control unit 370 may compare the operating temperature of the controlled switch 214a to similarly determined operating temperatures of each of the other controlled switches 214b-214d in the H-bridge circuit 210.


If the control unit 370 determines that the operating temperature of the controlled switch 214a is greater than a predetermined amount, for example about 5-10° C., compared to the operating temperature of any other of the controlled switches 214b-214d, an overcurrent condition, for example, a short circuit to ground in the VCM 120 coil, may be indicated. In response, the control unit 370 may record the increased temperature as an over-temperature event in a designated field of a Drive Reliability Management (DRM) log on the storage medium 430 (refer to FIG. 4). The control unit 370 may then render all of the controlled switches 214a-214d inoperative. Information recorded in the DRM log may subsequently be accessed from the storage medium 430 of a failed data storage device 410 (refer to FIG. 4).


The predetermined amount of temperature difference between the operating temperatures of the controlled switches 214a-214d may vary based on the temperature profiles of the controlled switches 214a-214d characterized over different operating conditions stored in the memory 380.


One of ordinary skill in the art will appreciate that other methods of determining the operating temperatures of the controlled switches and comparing operating temperatures of the controlled switches with each other may be performed without departing from the scope of the present inventive concept.


Although operation of the electrical circuit 310 has been described with respect to one controlled switch 214a and associated temperature sensors 220, 230 of the H-bridge circuit 210, one of ordinary skill in the art will appreciate that operation of the electrical circuit 310 extends to each controlled switch 214a-214d and associated temperature sensors 220-290.



FIG. 4 is a diagram illustrating an electrical circuit 310 in a data storage device (DSD) 410 according to various embodiments of the present inventive concept. Referring to FIG. 4, the electrical circuit 310 in the DSD 410 may control the VCM 120 to move the read-write head actuator arm 420 across a storage medium 430.


When an overcurrent condition is detected in the H-bridge circuit 210, the control unit 370 may cause the electrical circuit 310 to initiate one or more predetermined operations prior to rendering the controlled switches 214a-214d inoperative. For example, the control unit 370 may cause the electrical circuit 310 to initiate an emergency power-off retract (EPOR) of the read-write head actuator arm 420 from the storage medium 430. One of ordinary skill in the art will appreciate that other operations may be initiated prior to rendering the controlled switches 214a-214d inoperative without departing from the scope of the present inventive concept.



FIG. 5 is a flow chart illustrating a method 500 according to various embodiments of the present inventive concept. Referring to FIGS. 2A, 3, and 5, the control unit 370 may monitor the temperature of one or more circuit elements (e.g., the controlled switches 114a-114d) sensed by temperature sensors (e.g., the diode temperature sensors 220-290) (510). Each of the circuit elements may be provided with at least two temperature sensors.


The control unit 370 may compare the temperature sensed by each of the temperature sensors to a predetermined threshold (520). The predetermined threshold may correspond to an absolute maximum temperature rating of the circuit elements being monitored and may be stored in the memory 380. If the control unit 370 determines that none of the monitored circuit element temperatures exceeds the predetermined threshold (530—N), the control unit 370 may continue to monitor the temperature of the one or more circuit elements (510).


If the control unit 370 determines that at least one of the monitored circuit element temperatures exceeds the predetermined threshold (530—Y), the control unit 370 may record an over-temperature event in a designated field of the DRM log (540). The control unit 370 may then render the circuit elements inoperative (550).


The control unit 370 may render all of the circuit elements 214a-214d inoperative by commanding the circuit elements 214a-214d to a state that prevents electrical current flow through the circuit elements 214a-214d. For example, the control unit 370 may provide a signal to deactivate the circuit elements 214a-214d, or the circuit elements 214a-214d may otherwise be commanded to a high impedance state.



FIG. 6 is a flow chart illustrating a method 600 according to various embodiments of the present inventive concept. Referring to FIGS. 2A, 3, and 6, the control unit 370 may monitor the temperature of one or more controlled switches 114a-114d of the H-bridge circuit 210 sensed by temperature sensors (e.g., the diode temperature sensors 220-290) (610). The controlled switches 114a-114d may be for example, but not limited to, FETs or other circuit elements, semiconductor or mechanical/electromechanical switches. Each of the controlled switches 114a-114d may be provided with at least two temperature sensors 220-290.


The control unit 370 may determine an operating temperature for the controlled switch 214a from the temperature signals 372, 374 received from the temperature sensors 220, 230 of the controlled switch 214a (615). For example, the control unit 370 may average the temperature signals 372, 374 received from the temperature sensors 220, 230 of the controlled switch 214a to generate an operating temperature for the controlled switch 214a.


The control unit 370 may compare the operating temperature of the controlled switch 214a to similarly determined operating temperatures of each of the other controlled switches 214b-214d in the H-bridge circuit 210 (620). If the control unit 370 determines that the operating temperature of the controlled switch 214a is greater than a predetermined amount for example about 5-10° C., compared to the operating temperature of any other of the controlled switches 214b-214d (625—Y), an overcurrent condition, for example, a short circuit to ground in the VCM 120 coil, may be indicated.


In response to the detected overcurrent condition, the control unit 370 may record an over-temperature event in a designated field of the DRM log (640). The control unit 370 may cause the electrical circuit 310 to initiate one or more predetermined operations (645). For example, the control unit 370 may cause the electrical circuit 310 to initiate an emergency power-off retract (EPOR) of the read-write head actuator arm 420. The control unit 370 may then render all of the controlled switches 214a-214d inoperative (650).


If the control unit 370 determines that the operating temperature of the controlled switch 214a is not greater than a predetermined amount compared to the operating temperature of any other of the controlled switches 214b-214d (625—N), the control unit 370 may compare the operating temperatures of each of the controlled switches 214a-214d or the temperature signals from each of the temperature sensors 220-290 to a predetermined threshold (630). The predetermined threshold may correspond to an absolute maximum temperature rating of the circuit elements (e.g., controlled switches 214a-214d) being monitored and may be stored in the memory 380.


If the operating temperatures of any of the controlled switches 214a-214d or a temperature signal from any of the temperature sensors 220-290 does not exceed the predetermined threshold (635—N), the control unit 370 may continue to monitor the temperature of one or more controlled switches 114a-114d (610). If the operating temperatures of any of the controlled switches 214a-214d or a temperature signal from any of the temperature sensors 220-290 exceeds the predetermined threshold (635—Y), an overcurrent condition, for example, a short circuit to ground in the VCM 120 coil, may be indicated.


In response to the detected overcurrent condition, the control unit 370 may record an over-temperature event in a designated field of the DRM log (640). The control unit 370 may cause the electrical circuit 310 to initiate one or more predetermined operations (645). For example, the control unit 370 may cause the electrical circuit 310 to initiate an emergency power-off retract (EPOR) of the read-write head actuator arm 420. The control unit 370 may then render all of the controlled switches 214a-214d inoperative (650).


The control unit 370 may render all of the controlled switches 214a-214d inoperative by causing the drive circuitry 360 to command the controlled switches 214a-214d to a state that prevents electrical current flow through the controlled terminals of the controlled switches 214a-214d. For example, the drive circuitry 360 may provide a signal to the control terminal 330 of the controlled switch 214a to deactivate the controlled switch 214a, or the controlled switch 214a may otherwise be commanded to a high impedance state.


While certain embodiments have been described, these embodiments have been presented by way of example only, and are not intended to limit the scope of the protection. The methods and systems described herein may be embodied in a variety of other forms. Various omissions, substitutions, and/or changes in the form of the example methods and systems described herein may be made without departing from the spirit of the protection.


The accompanying claims and their equivalents are intended to cover such forms or modifications as would fall within the scope and spirit of the protection. For example, the example systems and methods disclosed herein can be applied to hard disk drives, hybrid hard drives, and the like. In addition, other forms of storage, for example, but not limited to, DRAM or SRAM, battery backed-up volatile DRAM or SRAM devices, EPROM, EEPROM memory, etc., may additionally or alternatively be used. As another example, the various components illustrated in the figures may be implemented as software and/or firmware on a processor, ASIC/FPGA, or dedicated hardware. Also, the features and attributes of the specific example embodiments disclosed above may be combined in different ways to form additional embodiments, all of which fall within the scope of the present disclosure.


Although the present disclosure provides certain example embodiments and applications, other embodiments that are apparent to those of ordinary skill in the art, including embodiments which do not provide all of the features and advantages set forth herein, are also within the scope of this disclosure. Accordingly, the scope of the present disclosure is intended to be defined only by reference to the appended claims.

Claims
  • 1. An electrical circuit, comprising: a plurality of controlled switches, each of the plurality of controlled switches having one or more temperature sensors in thermal contact with each of the plurality of controlled switches, anda control unit configured to:receive temperature signals from the one or more temperature sensors;compare the received temperature signals of each of the plurality of controlled switches to the received temperature signals of every other one of the plurality of controlled switches;in response to a variation in the received temperature signals of any of the plurality of controlled switches greater than a predetermined amount compared to the received temperature signals of any other one of the plurality of controlled switches, render the plurality of controlled switches inoperative; andin response to the variation in the received temperature signal exceeding the predetermined amount, record an over-temperature event.
  • 2. The electrical circuit of claim 1, wherein the predetermined amount of variation in the received temperature signals is variable based on operating conditions of the electrical circuit.
  • 3. The electrical circuit of claim 1, wherein the control unit is further configured to cause the electrical circuit to initiate one or more predetermined operations prior to rendering the controlled switch inoperative.
  • 4. The electrical circuit of claim 1, wherein the temperature sensors are diode temperature sensors.
  • 5. The electrical circuit of claim 4, wherein the diode temperature sensors are formed on a semiconductor die at opposite corners of a controlled switch structure formed on the semiconductor die.
  • 6. The electrical circuit of claim 1, wherein the control unit is further configured to render the plurality of controlled switches inoperative by commanding the plurality of controlled switches a to a high impedance state.
  • 7. The electrical circuit of claim 1, wherein the rendering the plurality of controlled switches inoperative comprises configuring the plurality of controlled switches so as not to permit electrical current flow through controlled terminals of the plurality of controlled switches.
  • 8. The electrical circuit of claim 1, wherein the controlled switches are field effect transistors (FETs).
  • 9. An electrical circuit, comprising: a plurality of field effect transistors (FETs) configured as an H-bridge circuit;one or more temperature sensors integrated with each of the plurality of FETs; anda control unit configured to:receive temperature signals from the one or more temperature sensors;compare the received temperature signals from the one or more temperature sensors of each of the plurality of FETs to the received temperature signals from the one or more temperature sensors of every other one of the plurality of FETs;in response to a variation in the received temperature signals from the one or more temperature sensors of any one of the plurality of FETs greater than a predetermined amount compared to the received temperature signals from the one or more temperature sensors of any other one of the plurality of FETs, render the plurality of FETs inoperative; andin response to the variation in the received temperature signals exceeding the predetermined amount, record an over-temperature event.
  • 10. The electrical circuit of claim 9, wherein the predetermined amount of variation in the received temperature signals is variable based on operating conditions of the electrical circuit.
  • 11. The electrical circuit of claim 9, wherein the control unit is further configured to cause the electrical circuit to initiate one or more predetermined operations prior to rendering the plurality of FETs inoperative.
  • 12. The electrical circuit of claim 9, wherein the one or more temperature sensors are diode temperature sensors.
  • 13. The electrical circuit of claim 12, wherein the diode temperature sensors are formed on a semiconductor die at opposite corners of a FET structure formed on the semiconductor die.
  • 14. The electrical circuit of claim 9, wherein the rendering the plurality of FETs inoperative comprises commanding the plurality of FETs to a high impedance state.
  • 15. The electrical circuit of claim 9, wherein the rendering the plurality FETs inoperative comprises preventing current flow from a drain terminal to a source terminal of each of the plurality of FETs.
  • 16. A method for sensing an overcurrent condition in an electrical circuit, the method comprising: monitoring temperature of one or more circuit elements;comparing the monitored temperature of each of the one or more circuit elements to the monitored temperature of every other one of the one or more circuit elements;in response to a variation in the monitored temperature of any of the one or more circuit elements greater than a predetermined amount compared to the monitored temperature of any other one of the one or more circuit elements, rendering the one or more circuit elements inoperative, andin response to the variation in the monitored temperature of any of the one or more circuit elements exceeding the predetermined amount, recording an over-temperature event.
  • 17. The method of claim 16, wherein the predetermined amount of variation in the monitored temperature is variable based on operating conditions of the electrical circuit.
  • 18. The method of claim 16, further comprising, prior to rendering the one or more circuit elements inoperative, causing the electrical circuit to initiate one or more predetermined operations.
  • 19. The method of claim 16, wherein the rendering the one or more circuit elements inoperative comprises configuring the electrical circuit so as not to permit electrical current flow through the one or more circuit elements.
  • 20. A data storage device (DSD), comprising: an electrical circuit, comprising:a plurality of field effect transistors (FETs) configured as an H-bridge circuit;one or more temperature sensors integrated with each of the plurality of FETs; anda control unit configured to:receive temperature signals from the one or more temperature sensors;compare the received temperature signals from the one or more temperature sensors of each of the plurality of FETs to received temperature signals from the one or more temperature sensors of every other one of the plurality of FETs;in response to a variation in the received temperature signals from the one or more temperature sensors of any one of the plurality of FETs greater than a predetermined amount compared to the received temperature signals from the one or more temperature sensors of any other one of the plurality of FETs, render the plurality of FETs inoperative; andin response to the variation in the received temperature signals exceeding the predetermined amount, record an over-temperature event.
  • 21. The DSD of claim 20, wherein the predetermined amount of variation in the received temperature signals is variable based on operating conditions of the electrical circuit.
  • 22. The DSD of claim 20, wherein the control unit is further configured to cause the electrical circuit to initiate one or more predetermined operations prior to rendering the plurality of FETs inoperative.
  • 23. The DSD of claim 22, wherein at least one of the predetermined operations is an emergency power-off retract of a read-write head actuator arm.
  • 24. The DSD of claim 20, wherein the one or more temperature sensors are diode temperature sensors.
  • 25. The DSD of claim 24, wherein the diode temperature sensors are formed on a semiconductor die at opposite corners of a FET structure formed on the semiconductor die.
  • 26. The DSD of claim 20, wherein the rendering the plurality of FETs inoperative comprises commanding the plurality of FETs to a high impedance state.
  • 27. The DSD of claim 20, wherein the rendering the plurality FETs inoperative comprises preventing current flow from a drain terminal to a source terminal of each of the plurality of FETs.
US Referenced Citations (340)
Number Name Date Kind
5128813 Lee Jul 1992 A
5594603 Mori et al. Jan 1997 A
5760563 Bennett Jun 1998 A
5808438 Jeffrey Sep 1998 A
6014283 Codilian et al. Jan 2000 A
6052076 Patton, III et al. Apr 2000 A
6052250 Golowka et al. Apr 2000 A
6067206 Hull et al. May 2000 A
6078453 Dziallo et al. Jun 2000 A
6091564 Codilian et al. Jul 2000 A
6094020 Goretzki et al. Jul 2000 A
6101065 Alfred et al. Aug 2000 A
6104153 Codilian et al. Aug 2000 A
6122133 Nazarian et al. Sep 2000 A
6122135 Stich Sep 2000 A
6141175 Nazarian et al. Oct 2000 A
6160368 Plutowski Dec 2000 A
6181502 Hussein et al. Jan 2001 B1
6195222 Heminger et al. Feb 2001 B1
6198584 Codilian et al. Mar 2001 B1
6198590 Codilian et al. Mar 2001 B1
6204988 Codilian et al. Mar 2001 B1
6243223 Elliott et al. Jun 2001 B1
6281652 Ryan et al. Aug 2001 B1
6285521 Hussein Sep 2001 B1
6292320 Mason et al. Sep 2001 B1
6310742 Nazarian et al. Oct 2001 B1
6320718 Bouwkamp et al. Nov 2001 B1
6342984 Hussein et al. Jan 2002 B1
6347018 Kadlec et al. Feb 2002 B1
6369972 Codilian et al. Apr 2002 B1
6369974 Asgari et al. Apr 2002 B1
6396243 Odaohhara May 2002 B2
6462896 Codilian et al. Oct 2002 B1
6476996 Ryan Nov 2002 B1
6484577 Bennett Nov 2002 B1
6493169 Ferris et al. Dec 2002 B1
6496324 Golowka et al. Dec 2002 B1
6498698 Golowka et al. Dec 2002 B1
6507450 Elliott Jan 2003 B1
6534936 Messenger et al. Mar 2003 B2
6538839 Ryan Mar 2003 B1
6545835 Codilian et al. Apr 2003 B1
6549359 Bennett et al. Apr 2003 B1
6549361 Bennett et al. Apr 2003 B1
6560056 Ryan May 2003 B1
6568268 Bennett May 2003 B1
6574062 Bennett et al. Jun 2003 B1
6577465 Bennett et al. Jun 2003 B1
6614615 Ju et al. Sep 2003 B1
6614618 Sheh et al. Sep 2003 B1
6636377 Yu et al. Oct 2003 B1
6690536 Ryan Feb 2004 B1
6693764 Sheh et al. Feb 2004 B1
6707635 Codilian et al. Mar 2004 B1
6710953 Vallis et al. Mar 2004 B1
6710966 Codilian et al. Mar 2004 B1
6714371 Codilian Mar 2004 B1
6714372 Codilian et al. Mar 2004 B1
6724564 Codilian et al. Apr 2004 B1
6731450 Codilian et al. May 2004 B1
6735041 Codilian et al. May 2004 B1
6738220 Codilian May 2004 B1
6747837 Bennett Jun 2004 B1
6760178 Shibata Jul 2004 B2
6760186 Codilian et al. Jul 2004 B1
6788483 Ferris et al. Sep 2004 B1
6791785 Messenger et al. Sep 2004 B1
6795268 Ryan Sep 2004 B1
6819518 Melkote et al. Nov 2004 B1
6826006 Melkote et al. Nov 2004 B1
6826007 Patton, III Nov 2004 B1
6847502 Codilian Jan 2005 B1
6850383 Bennett Feb 2005 B1
6850384 Bennett Feb 2005 B1
6867944 Ryan Mar 2005 B1
6876508 Patton, III et al. Apr 2005 B1
6882496 Codilian et al. Apr 2005 B1
6885514 Codilian et al. Apr 2005 B1
6900958 Yi et al. May 2005 B1
6900959 Gardner et al. May 2005 B1
6903897 Wang et al. Jun 2005 B1
6914738 Fujiwara et al. Jul 2005 B2
6914740 Tu et al. Jul 2005 B1
6914743 Narayana et al. Jul 2005 B1
6920004 Codilian et al. Jul 2005 B1
6924959 Melkote et al. Aug 2005 B1
6924960 Melkote et al. Aug 2005 B1
6924961 Melkote et al. Aug 2005 B1
6934114 Codilian et al. Aug 2005 B1
6934135 Ryan Aug 2005 B1
6937420 McNab et al. Aug 2005 B1
6937423 Ngo et al. Aug 2005 B1
6952322 Codilian et al. Oct 2005 B1
6954324 Tu et al. Oct 2005 B1
6958881 Codilian et al. Oct 2005 B1
6963465 Melkote et al. Nov 2005 B1
6965488 Bennett Nov 2005 B1
6967458 Bennett et al. Nov 2005 B1
6967811 Codilian et al. Nov 2005 B1
6970319 Bennett et al. Nov 2005 B1
6972539 Codilian et al. Dec 2005 B1
6972540 Wang et al. Dec 2005 B1
6972922 Subrahmanyam et al. Dec 2005 B1
6975480 Codilian et al. Dec 2005 B1
6977789 Cloke Dec 2005 B1
6980389 Kupferman Dec 2005 B1
6987636 Chue et al. Jan 2006 B1
6987639 Yu Jan 2006 B1
6989954 Lee et al. Jan 2006 B1
6992848 Agarwal et al. Jan 2006 B1
6992851 Cloke Jan 2006 B1
6992852 Ying et al. Jan 2006 B1
6995941 Miyamura et al. Feb 2006 B1
6999263 Melkote et al. Feb 2006 B1
6999267 Melkote et al. Feb 2006 B1
7006320 Bennett et al. Feb 2006 B1
7016134 Agarwal et al. Mar 2006 B1
7023637 Kupferman Apr 2006 B1
7023640 Codilian et al. Apr 2006 B1
7027256 Subrahmanyam et al. Apr 2006 B1
7027257 Kupferman Apr 2006 B1
7035026 Codilian et al. Apr 2006 B2
7046472 Melkote et al. May 2006 B1
7050249 Chue et al. May 2006 B1
7050254 Yu et al. May 2006 B1
7050258 Codilian May 2006 B1
7054098 Yu et al. May 2006 B1
7061714 Yu Jun 2006 B1
7064918 Codilian et al. Jun 2006 B1
7068451 Wang et al. Jun 2006 B1
7068459 Cloke et al. Jun 2006 B1
7068461 Chue et al. Jun 2006 B1
7068463 Ji et al. Jun 2006 B1
7088547 Wang et al. Aug 2006 B1
7095579 Ryan et al. Aug 2006 B1
7110208 Miyamura et al. Sep 2006 B1
7110214 Tu et al. Sep 2006 B1
7113362 Lee et al. Sep 2006 B1
7113365 Ryan et al. Sep 2006 B1
7116505 Kupferman Oct 2006 B1
7126781 Bennett Oct 2006 B1
7158329 Ryan Jan 2007 B1
7180703 Subrahmanyam et al. Feb 2007 B1
7184230 Chue et al. Feb 2007 B1
7196864 Yi et al. Mar 2007 B1
7199966 Tu et al. Apr 2007 B1
7203021 Ryan et al. Apr 2007 B1
7209321 Bennett Apr 2007 B1
7212364 Lee May 2007 B1
7212374 Wang et al. May 2007 B1
7215504 Bennett May 2007 B1
7224546 Orakcilar et al. May 2007 B1
7248426 Weerasooriya et al. Jul 2007 B1
7251098 Wang et al. Jul 2007 B1
7253582 Ding et al. Aug 2007 B1
7253989 Lau et al. Aug 2007 B1
7265933 Phan et al. Sep 2007 B1
7289288 Tu Oct 2007 B1
7298574 Melkote et al. Nov 2007 B1
7301717 Lee et al. Nov 2007 B1
7304819 Melkote et al. Dec 2007 B1
7330019 Bennett Feb 2008 B1
7330327 Chue et al. Feb 2008 B1
7333280 Lifchits et al. Feb 2008 B1
7333290 Kupferman Feb 2008 B1
7339761 Tu et al. Mar 2008 B1
7365932 Bennett Apr 2008 B1
7388728 Chen et al. Jun 2008 B1
7391583 Sheh et al. Jun 2008 B1
7391584 Sheh et al. Jun 2008 B1
7433143 Ying et al. Oct 2008 B1
7440210 Lee Oct 2008 B1
7440225 Chen et al. Oct 2008 B1
7450334 Wang et al. Nov 2008 B1
7450336 Wang et al. Nov 2008 B1
7453661 Jang et al. Nov 2008 B1
7457071 Sheh Nov 2008 B1
7466509 Chen et al. Dec 2008 B1
7468855 Weerasooriya et al. Dec 2008 B1
7477471 Nemshick et al. Jan 2009 B1
7480116 Bennett Jan 2009 B1
7489464 McNab et al. Feb 2009 B1
7492546 Miyamura Feb 2009 B1
7495857 Bennett Feb 2009 B1
7499236 Lee et al. Mar 2009 B1
7502192 Wang et al. Mar 2009 B1
7502195 Wu et al. Mar 2009 B1
7502197 Chue Mar 2009 B1
7505223 McCornack Mar 2009 B1
7542225 Ding et al. Jun 2009 B1
7548392 Desai et al. Jun 2009 B1
7551390 Wang et al. Jun 2009 B1
7558016 Le et al. Jul 2009 B1
7573670 Ryan et al. Aug 2009 B1
7576941 Chen et al. Aug 2009 B1
7580212 Li et al. Aug 2009 B1
7583470 Chen et al. Sep 2009 B1
7595954 Chen et al. Sep 2009 B1
7602575 Lifchits et al. Oct 2009 B1
7616399 Chen et al. Nov 2009 B1
7619844 Bennett Nov 2009 B1
7626782 Yu et al. Dec 2009 B1
7630162 Zhao et al. Dec 2009 B2
7639447 Yu et al. Dec 2009 B1
7656604 Liang et al. Feb 2010 B1
7656607 Bennett Feb 2010 B1
7660067 Ji et al. Feb 2010 B1
7663835 Yu et al. Feb 2010 B1
7675707 Liu et al. Mar 2010 B1
7679854 Narayana et al. Mar 2010 B1
7688534 McCornack Mar 2010 B1
7688538 Chen et al. Mar 2010 B1
7688539 Bryant et al. Mar 2010 B1
7697233 Bennett et al. Apr 2010 B1
7701661 Bennett Apr 2010 B1
7710676 Chue May 2010 B1
7715138 Kupferman May 2010 B1
7729079 Huber Jun 2010 B1
7733189 Bennett Jun 2010 B1
7746592 Liang et al. Jun 2010 B1
7746594 Guo et al. Jun 2010 B1
7746595 Guo et al. Jun 2010 B1
7760461 Bennett Jul 2010 B1
7782002 Cook, II Aug 2010 B2
7800853 Guo et al. Sep 2010 B1
7800856 Bennett et al. Sep 2010 B1
7800857 Calaway et al. Sep 2010 B1
7830104 Takeuchi Nov 2010 B2
7839591 Weerasooriya et al. Nov 2010 B1
7839595 Chue et al. Nov 2010 B1
7839600 Babinski et al. Nov 2010 B1
7843662 Weerasooriya et al. Nov 2010 B1
7852588 Ferris et al. Dec 2010 B1
7852592 Liang et al. Dec 2010 B1
7864481 Kon et al. Jan 2011 B1
7864482 Babinski et al. Jan 2011 B1
7869155 Wong Jan 2011 B1
7876522 Calaway et al. Jan 2011 B1
7876523 Panyavoravaj et al. Jan 2011 B1
7916415 Chue Mar 2011 B1
7916416 Guo et al. Mar 2011 B1
7916420 McFadyen et al. Mar 2011 B1
7916422 Guo et al. Mar 2011 B1
7929238 Vasquez Apr 2011 B1
7961422 Chen et al. Jun 2011 B1
7969228 Bernstein Jun 2011 B2
8000053 Anderson Aug 2011 B1
8030719 Li et al. Oct 2011 B2
8031423 Tsai et al. Oct 2011 B1
8054022 Ryan et al. Nov 2011 B1
8059357 Knigge et al. Nov 2011 B1
8059360 Melkote et al. Nov 2011 B1
8072703 Calaway et al. Dec 2011 B1
8077428 Chen et al. Dec 2011 B1
8078901 Meyer et al. Dec 2011 B1
8081395 Ferris Dec 2011 B1
8085020 Bennett Dec 2011 B1
8116023 Kupferman Feb 2012 B1
8145934 Ferris et al. Mar 2012 B1
8179626 Ryan et al. May 2012 B1
8189286 Chen et al. May 2012 B1
8213106 Guo et al. Jul 2012 B1
8254222 Tang Aug 2012 B1
8300348 Liu et al. Oct 2012 B1
8315005 Zou et al. Nov 2012 B1
8320069 Knigge et al. Nov 2012 B1
8351174 Gardner et al. Jan 2013 B1
8358114 Ferris et al. Jan 2013 B1
8358145 Ferris et al. Jan 2013 B1
8390367 Bennett Mar 2013 B1
8432031 Agness et al. Apr 2013 B1
8432629 Rigney et al. Apr 2013 B1
8451697 Rigney et al. May 2013 B1
8482873 Chue et al. Jul 2013 B1
8498076 Sheh et al. Jul 2013 B1
8498172 Patton, III et al. Jul 2013 B1
8508881 Babinski et al. Aug 2013 B1
8531798 Xi et al. Sep 2013 B1
8537486 Liang et al. Sep 2013 B2
8542455 Huang et al. Sep 2013 B2
8553351 Narayana et al. Oct 2013 B1
8564899 Lou et al. Oct 2013 B2
8576506 Wang et al. Nov 2013 B1
8605382 Mallary et al. Dec 2013 B1
8605384 Liu et al. Dec 2013 B1
8610391 Yang et al. Dec 2013 B1
8611040 Xi et al. Dec 2013 B1
8619385 Guo et al. Dec 2013 B1
8630054 Bennett et al. Jan 2014 B2
8630059 Chen et al. Jan 2014 B1
8634154 Rigney et al. Jan 2014 B1
8634283 Rigney et al. Jan 2014 B1
8643976 Wang et al. Feb 2014 B1
8649121 Smith et al. Feb 2014 B1
8654466 McFadyen Feb 2014 B1
8654467 Wong et al. Feb 2014 B1
8665546 Zhao et al. Mar 2014 B1
8665551 Rigney et al. Mar 2014 B1
8670206 Liang et al. Mar 2014 B1
8687312 Liang Apr 2014 B1
8693123 Guo et al. Apr 2014 B1
8693134 Xi et al. Apr 2014 B1
8699173 Kang et al. Apr 2014 B1
8711027 Bennett Apr 2014 B1
8717696 Ryan et al. May 2014 B1
8717699 Ferris May 2014 B1
8717704 Yu et al. May 2014 B1
8724245 Smith et al. May 2014 B1
8724253 Liang et al. May 2014 B1
8724524 Urabe et al. May 2014 B2
8737008 Watanabe et al. May 2014 B1
8737013 Zhou et al. May 2014 B2
8743495 Chen et al. Jun 2014 B1
8743503 Tang et al. Jun 2014 B1
8743504 Bryant et al. Jun 2014 B1
8749904 Liang et al. Jun 2014 B1
8760796 Lou et al. Jun 2014 B1
8767332 Chahwan et al. Jul 2014 B1
8767343 Helmick et al. Jul 2014 B1
8767354 Ferris et al. Jul 2014 B1
8773787 Beker Jul 2014 B1
8779574 Agness et al. Jul 2014 B1
8780473 Zhao et al. Jul 2014 B1
8780477 Guo et al. Jul 2014 B1
8780479 Helmick et al. Jul 2014 B1
8780489 Gayaka et al. Jul 2014 B1
8792202 Wan et al. Jul 2014 B1
8797664 Guo et al. Aug 2014 B1
8804267 Huang et al. Aug 2014 B2
8824081 Guo et al. Sep 2014 B1
8824262 Liu et al. Sep 2014 B1
9000750 Yu et al. Apr 2015 B2
20020111756 Modgil Aug 2002 A1
20060032076 Evanyk et al. Feb 2006 A1
20100035085 Jung et al. Feb 2010 A1
20120284493 Lou et al. Nov 2012 A1
20120293017 Lidsky et al. Nov 2012 A1
20130120870 Zhou et al. May 2013 A1
20130148240 Ferris et al. Jun 2013 A1