Patent Grant
10605836
The present application is based on Japanese patent application No. 2017-219991 filed on Nov. 15, 2017, the whole contents of which are incorporated herein by reference.
The present disclosure relates to a voltage detection device for detecting a voltage.
A battery monitor integrated circuit (IC), which monitors a battery such as a lead battery and a lithium-ion battery, includes a voltage detection circuit of a fully-differential configuration for a detection operation for detecting a voltage of a battery. This voltage detection circuit has a function of an A/D converter. In such a battery monitor IC, a differential amplifier included in the A/D converter tends to consume more current for executing an A/D conversion operation at higher speed and with higher precision. Since an increase in a consumed current (current consumption) in the battery monitor IC leads to a variation in a state of charge (SOC) of the battery and an increase of heat generation of the IC, it is necessary to lower the current consumption.
Many conventional technologies are proposed for lowering current consumption of an A/D converter and the like. An intermittent operation will be most effective in an application, in which an A/D conversion is not executed continuously in, for example, a battery monitor IC. For example, in JP 2016-70903A, function blocks are operated intermittently for reducing power consumption.
The intermittent operation for reducing current consumption of the A/D converter will however potentially cause the following problem. That is, the A/D converter needs a stabilization period for stabilization of circuit states before restoring its operable state after stopping its operation once.
The stabilization period is, for example, a convergence period required for stabilization of an operation of a common feedback circuit, which controls a common mode level of an output voltage of an amplifier. In case that the A/D converter needs a comparatively long stabilization period from stopping to restoring its operation, such a stabilization period results in a wasteful wait period and delays a completion of a voltage detection operation.
It is therefore an object to provide a voltage detection device, which can reduce current consumption while shortening a period required to restore its operation in a stable circuit state.
A voltage detection device comprises a voltage detection circuit configured to be a fully-differential type for detecting a voltage and a control circuit for controlling an operation of the voltage detection circuit. The voltage detection circuit includes a switched capacitor circuit, a differential amplifier, a common mode feedback circuit for controlling a common mode level of an output voltage of the differential amplifier and a bias circuit for supplying biases to the differential amplifier and the common mode feedback circuit. The control circuit is configured to control the voltage detection circuit to execute intermittently a detection operation for detecting the voltage and execute a pseudo operation of an execution period, which is shorter than that of the detection operation, during a transition period from a stop state, during which no detection operation is executed, to an operation state, in which the detection operation is executed.
A voltage detection device will be described below with reference to plural embodiments shown in the drawings. Substantially same structural components are designated with the same reference numerals in the embodiments for brevity.
A first embodiment will be described with reference to
<Whole Configuration>
As shown in
In this embodiment, the voltage detection circuit 2 is configured to be capable of switching over a method (type) of A/D conversion, that is, A/D conversion mode, of the ADC. The A/D conversion mode, which is switchable, may be a ΔΣ mode for operating as a ΔΣ-type ADC, a cyclic mode for operating as a cyclic-type ADC and a hybrid mode for operating as a hybrid-type ADC.
The voltage detection circuit 2 includes a switched-capacitor circuit 4, a differential amplifier 5, a common feedback circuit 6, a bias circuit 7, a sequencer 8 and the like. In the following description, the switched-capacitor circuit, the differential amplifier and the common feedback circuit are referred to as an SC circuit, an amplifier and a CMFB circuit, respectively, for brevity.
The switched capacitor circuit 4 includes plural switches and plural capacitors, which are connected to corresponding terminals directly or indirectly of the amplifier 5. The amplifier 5 is configured to stop its operation in response to a power-down signal Sa applied from the control circuit 3. The CMFB circuit 6 controls a common-mode level of an output voltage of the amplifier 5.
The bias circuit 7 is configured to apply desired biases, which are determined based on a bias adjusting signal Sb applied from the control circuit 3, to the amplifier 5 and the CMFB circuit 6. The amplifier 5 is configured to adjust a consumed current (current consumption) in accordance with the bias applied from the bias circuit 7.
The sequencer 8 is configured to output switch changeover signals Sc and Sd for changing over on-states and off-states of switches in the switched capacitor circuit 4 and the CMFB circuit 6. The switch changeover signals Sc and Sd are generated based on a clock signal CLK applied from the control circuit 3. Frequencies of the switch changeover signals Sc and Sd correspond to a frequency of the clock signal CLK. That is, an operation frequency of the SC circuit 4 corresponds to the frequency of the clock signal CLK.
The clock signal CLK and a mode switchover signal Se, which are outputted from the control circuit 3, are applied to the sequencer 8. The sequencer 8 is configured to output the switch changeover signals Sc and Sd for controlling the voltage detection circuit 2 to operate as the ADC under the mode designated by the mode switchover signal Se.
The control circuit 3 is configured to control the amplifier 5 to execute its operation by setting a level of the power-down signal Sa to a non-active level (for example, low level such as 0V). When the amplifier 5 operates, the voltage detection circuit 2 becomes operative and executes a detection operation for detecting a voltage as a normal detection operation. In the present embodiment, the detection operation includes, for example, an operation for detecting a voltage of a battery cell and an operation for diagnosing whether a failure such as a current leak is present in a voltage detection path.
The control circuit 3 controls the amplifier 5 to stop its operation by setting the level of the power-down signal Sa to an active level (for example, high level such as +5V). When the amplifier 5 stops its operation, the voltage detection circuit 2 becomes inoperative and does not execute the detection operation. Under this stop state, the amplifier 5 consumes no current and hence the voltage detection circuit 2 also consumes substantially no current.
The control circuit 3 is configured to control the operation of the voltage detection circuit 2 in response to a command applied from an external side. The command may be applied from a microcomputer, for example, which is provided in the same battery monitor IC as the voltage detection device 1. In the battery monitor IC, the microcomputer outputs, after having outputted a command requesting an execution of a normal detection operation including A/D conversion, a command requesting an execution of a next normal detection operation following a command requesting an execution of a different operation such as communication, for example, in many cases. That is, the microcomputer rarely outputs commands requesting executions of the detection operation continuously.
For this reason, in the present embodiment, the detection operation of the voltage detection circuit 2 is not executed continuously after activation and hence there are surely periods, during which the detection operation is not executed. That is, the voltage detection circuit 2 in the present embodiment does not execute the detection operation continuously but executes it intermittently. The control circuit 3 controls the voltage detection circuit 2 to execute the detection operation intermittently by executing and stopping the operation of the amplifier 5 as described above.
The control circuit 3 is configured to adjust the biases applied to the amplifier 5 and the CMFB circuit 6 by the bias adjusting signal Sb applied to the bias circuit 7. The control circuit 3 controls the current consumption of the amplifier 5 by adjusting the biases as described above. The control circuit 3 is further configured to adjust the operation frequency of the switched capacitor circuit 4 by the clock signal CLK applied to the sequencer 8. The control circuit 3 is configured to control an operation speed of the voltage detection circuit 2 by adjusting the operation frequency of the switched capacitor circuit 4 as described above. The control circuit 3 is further configured to switch over the mode of the ADC by the mode switchover signal Se applied to the sequencer 8.
<Amplifier 5 and Bias Circuit 7>
The amplifier 5 and the bias circuit 7 may be configured in detail as shown exemplarily in
The switch SW1 is controlled to turn on and off by the power-down signal Sa. Specifically, the switch SW1 is turned on and off when the power down signal Sa is at the non-active level and the active level, respectively. With this configuration, the amplifier 5 stops its operation when the power-down signal Sa is at the active level. The amplifier 5 consumes no current in this state.
The bias circuit 7 is configured to generate a bias current IB supplied to the amplifier 5. The bias circuit 7 includes a current supply source 11 and a current mirror circuit 12, which is capable of varying a mirror rate. The current mirror circuit 12 includes a transistor T1 at an input side, plural transistors T2 at an output side and plural switches SW2. The transistors T1 and T2 are both N-channel type MOS transistors. Although four transistors T2 are shown at the output side in
The transistor T1 is in a diode-connected configuration with its source being connected to the power supply line L2 and its drain being connected to the power supply line L1 through the current supply source 11. Gates of four transistors T2 are connected to one another and to a gate of the transistor T1.
Drains of four transistors T2 are connected to an output node Ni of the bias current IBIAS through switches SW2. Sources of four transistors T2 are connected to the power supply line L2, which is a ground (GND). That is, four transistors T2 are connected in parallel between the output node Ni and the power supply line L2 through four corresponding switches SW2.
The current mirror circuit 12 is configured to change the number of parallel connections of four transistors T2 by switching over on-off states of four switches SW2. Thus the current mirror circuit 12 is configured to change the mirror rate. Switchover of the on-state and the off-state of the switches SW2, that is, changing of the mirror rate of the current mirror circuit 12, is controlled based on the bias adjusting signal Sb. The bias circuit 7 adjusts the bias current IBIAS by changing the mirror rate of the current mirror circuit 12.
<CMFB Circuit 6>
A CMFB circuit generally is divided generally into two types. One type is a continuous-time CMFB circuit, which receives and outputs a continuous signal. The other type is a discrete-time CMFB circuit, which processes a periodic or discrete signal intermittently. The continuous-time CMFB circuit is formed of transistors and operational amplifiers and configured to feedback-control an output common mode voltage continuously. As a result, the continuous-time CMFB is advantageous in that the stabilization period is short. However, the continuous-time CMFB is disadvantageous in that the current consumption increases and a range of the feedback control operation is limited because of a use of amplifiers.
For the reasons described above, the CMFB circuit 6 in the present embodiment is configured as the discrete-time CMFB circuit. As shown in
Output voltages Vo+ and Vo− of the amplifier 5 are applied to the nodes N11 and N12, respectively. A common mode voltage cmfb, which is fed back, is applied to the node N13. The nodes N14 and N15 are provided for outputting signals Vcm, which control the common-mode levels of the output voltages of the amplifier 5. A bias voltage Vb+ is applied to the node N16.
As described above, since the discrete-time CMFB circuit is simple in configuration and basically formed of capacitors and switches, it is advantageous in that the current consumption is small. the discrete-time CMFB circuit however needs the stabilization period, which is comparatively long, depending on its configuration.
As shown in
<Schedule of Battery Monitor IC>
The battery monitor IC including the voltage detection device 1 operates based on a schedule as exemplarily shown in
<A/D Conversion Method>
Among the operations in the monitor schedule described above, the voltage detection operation including the A/D conversion by the voltage detection device 1 is executed in the cell voltage detection and the diagnosis. The A/D conversion need be executed at different speeds and precisions depending on objects to be detected. Specifically, for the cell voltage detection, the A/D conversion (hereinafter referred to as AD1) is required to be executed at a conversion speed of 100 μs to 1 ms and with a resolving power of 14 to 16 bits. For this reason, a high precision and low speed ADC such as a ΔΣ-type ADC and a hybrid-type ADC is most appropriate for the AD1.
For the A/D conversion (hereinafter referred to as AD2) used for the diagnosis, a conversion speed of 10 μs to 100 μs and a resolving power of 10 to 14 bits are required. For this reason, a middle speed and middle precision ADC such as a hybrid-type ADC, a cyclic-type ADC and a successive approximation-type (SAR) ADC is most appropriate for the AD2.
As shown in
According to the present embodiment, the ΔΣ-type ADC, which is of the low speed and high precision, is used for the AD1 and the hybrid-type ADC is used for the AD2. For this reason, the voltage detection circuit 2 is switched over to the ΔΣ operation mode in case of the cell voltage detection processing. Further, the voltage detection circuit 2 is switched over to the hybrid operation mode in case of the diagnosis processing.
As shown in
<Current Consumption of Amplifier>
Similarly to the conventional device, a current of a steady-state value flows in the amplifier 5 even in the operation stop state, in case that the operation of the amplifier 5 is not stopped under the operation stop state of the detection operation. In this case, as shown in (a) of
Further, in case that the amplifier 5 is not configured to be able of adjust the current consumption as in the conventional device, an operation characteristic of the amplifier 5 need be determined so that the AD1 of high required-specification is enabled to consume necessary current. In this case, the steady-state value of current is a value of current, which is required in the AD1.
The current consumption of the amplifier 5 in
Since the amplifier 5 is controlled to operate intermittently, the current consumption of the amplifier 5 is “1” during the period of the cell voltage detection and the diagnosis and “0” during the period of the communication and the equalization as shown in (b) of
Specifically, the bias current and the clock signal frequency are adjusted so that the current consumption of the amplifier 5 in the AD1 and AD2 is “1” and “0.5,” respectively. By combining the current adjustment described above and the intermittent operation of the amplifier 5, the current consumption of the amplifier 5 is “1” during the cell voltage detection, “0.5” during the diagnosis and “0” during the communication and equalization.
As described above, the current consumption of the amplifier 5 in the present embodiment is reduced in comparison to that of the conventional device. Specifically, as shown in
<Operation of Voltage Detection Circuit>
As described above, the control circuit 3 controls the operation of the voltage detection circuit 2 to execute the detection operation intermittently. The control circuit 3 further controls the voltage detection circuit 2 to execute a pseudo operation during a transition period, which is from the operation stop state (no execution) of the detection operation to the operation state (execution) of the detection operation. This transition period is shorter than that of the detection operation.
In case of the monitor schedule shown in
As shown in
The A/D conversion method used for idling may be selected out of plural methods, which execute one A/D conversion (hereinafter referred to as one conversion) during a period equal to or longer than a convergence period required for at least the CMFB circuit 6 to operate stably. However, in case that the period of one conversion is unduly long, time for waiting is wasted. It is therefore desired to select a minimum necessary method, which satisfies the condition described above. In the present embodiment, accordingly, the hybrid ADC, a conversion period of which is short, or the ΔΣ-type ADC, which is high speed and low precision type, is used for the idling. The voltage detection circuit 2 is thus switched over to the hybrid mode or the ΔΣ mode in case of the idling. In this case, although the actual A/D conversion needs about 580 μs for one conversion in the cell voltage detection, the idling execution needs only about 8 μs. For this reason, addition of the idling will not affect adversely so much relative to a total conversion period.
The present embodiment described above provides the following advantages. The control circuit 3 controls the operation of the voltage detection circuit 2 so that the detection operation for detecting the voltage is executed intermittently. As a result, since the detection operation is executed intermittently, the current consumption by the various circuits including the amplifier 5 under the operation stop state, in which no detection operation is executed, is reduced significantly. Since the current consumption of the amplifier 5 under the operation stop state is 0, the current consumption of the voltage detection circuit 2 is also reduced to almost 0.
However, in executing the intermittent operation, the stabilization period is needed to return to restore the detection operation after having once stopped the detection operation. In transferring from the operation stop state to the execution state of the detection operation, the detection operation may be restarted after waiting for stabilization of a circuit state of each circuit. In this case, the stabilization period varies with the monitor schedule of the battery monitor IC. When an interval from the previous detection operation to the present detection operation is comparatively long, for example, waiting for the stabilization may become unnecessary. When the interval is comparatively long, the waiting for the stabilization is necessary at every detection operation and the battery monitor schedule is tightened. As a result, efficiency of other processing such as the failure diagnosis and battery equalization is potentially lowered.
In the present embodiment, however, the control circuit 3 controls the operation of the voltage detection circuit 2 so that the idling is executed as the pseudo operation, the execution period of which is shorter than that of the actual detection operation, during the transition period from transferring from the operation stop state to the operation state. In this case, the A/D conversion method to be used in the idling is determined so that the execution period of the idling generally equals the necessary minimum period, which is required for the stabilization of the circuit state. By executing the idling by the voltage detection circuit 2, the circuit state of each circuit forming the voltage detection circuit 2 is stabilized surely. The execution period of the idling is shorter than that of the detection operation.
It is thus possible to quantify the stabilization period, which is required for the circuit state of each circuit forming the voltage detection circuit 2, as the execution period of idling, which is a comparatively short period. That is, since the stabilization period does not vary with the monitor schedule, the stabilization period does not extend even in case that the interval between the previous detection operation to the present detection operation becomes comparatively long. As described above, the present embodiment is advantageous in that the current consumption is reduced while shortening the period, which is required to restore the operation in the stabilized circuit state.
According to the present embodiment, the idling executed as the pseudo operation is executed only during the convergence period required for at least the CMFB circuit 6 to operate stably. When the CMFB circuit 6 stops its function, electricity is discharged from the capacitor, which is a structural component of the CMFB circuit 6. For this reason, in case that the stop period is long, the convergence period is necessitated for stabilization to the restoration of the operation. The convergence period of the CMFB circuit 6 is generally longer than a period, which is required for other circuits of the voltage detection circuit 2 to restore its operation or be stabilized.
Therefore, by executing the idling only during the convergence period, it is possible to quantify the stabilization period, which is required for the circuit state of each circuit in the voltage detection circuit 2 to be stabilized, to the shortest period. As a result, according to the present embodiment, it is possible to surely suppress the wasteful wait period between the detection operations executed intermittently.
In the battery monitor IC, the multiplexer needs a switchover resetting period in each transition period from the communication to the cell voltage detection and the transition period from the communication to the diagnosis. The switchover resetting period means a period required for convergence of noise variation arising from the discharging of electricity stored in a high-voltage capacitor. That is, in the battery monitor IC, the switchover resetting period is included originally in the transition period.
It is preferred to execute the idling in at least a portion of the switchover resetting period, which is originally present. With this overlapping of the idling with at least the portion of the switchover resetting, it is possible to suppress the wasteful wait period arising from the detection operation executed intermittently.
As shown in
A second embodiment will be described next with reference to
As shown in
Further, in case that the execution period of the operation (for example, communication) executed between two successive detection operations is sufficiently short and the circuit state is stable even at the operation stop of the amplifier 5, the pseudo operation for stabilizing the circuit state need not be executed.
Accordingly, in the present embodiment, the control circuit 3 controls the operation of the voltage detection circuit 2 so that no pseudo operation is executed during the transition period when the stop period, during which the stop state continues, is shorter than a predetermined period. The predetermined period may be set in accordance with a period, during which the circuit state and the like of the voltage detection circuit 2 are stable even in case that the operation of the amplifier 5 is stopped. The predetermined period may be measured by using a counter.
The second embodiment also provides the similar advantages as the first embodiment. Further, according to the present embodiment, the idling is executed as the pseudo operation only in case that the circuit state and the like will not be maintained in the stabilized state because of stopping of the operation of the amplifier 5. For this reason, it is possible to further reduce the wasteful waiting time in comparison to a case that the pseudo operation is executed at every transition period.
The voltage detection device should not be limited to the embodiments described above with reference to the drawings but may be arbitrarily modified or combined. The numerical values referred to in the embodiments are exemplary and not limiting.
In the embodiments described above, the amplifier 5 is configured to be able to reduce the current consumption to zero under the stop state. However, the amplifier 5 may be configured to reduce the current consumption under the stop state by more than a predetermined value in comparison to the current consumption under the operation state. The detailed configuration may be changeable arbitrarily.
In the embodiments described above, the voltage detection device 1 is configured to include the voltage detection circuit 2, which has the function as the A/D converter. However, the voltage detection device may be configured to include a voltage detection circuit, which has a function of a level shift circuit. Particularly in the battery monitor IC, both of the level shift circuit and the A/D converter are provided for detecting the voltage of the battery cell. The level shift circuit and the A/D converter are configured similarly. Therefore, even in the voltage detection device provided with the voltage detection circuit configured to have the function as the level shift circuit, it is possible to execute the intermittent operation and the pseudo operation and provide the similar function and advantages.
In the embodiments described above, the voltage detection device is exemplarily applied to the battery monitor IC. However, the voltage detection device may be applied to any other apparatuses and systems, which execute voltage detection operations intermittently.
| Number | Date | Country | Kind |
|---|---|---|---|
| 2017-219991 | Nov 2017 | JP | national |
| Number | Name | Date | Kind |
|---|---|---|---|
| 5557274 | Hirooka et al. | Sep 1996 | A |
| 5745066 | Hirooka et al. | Apr 1998 | A |
| 9958505 | Honda | May 2018 | B2 |
| 20070046521 | Ariyoshi | Mar 2007 | A1 |
| 20090115523 | Akizuki et al. | May 2009 | A1 |
| 20100156683 | Nozawa et al. | Jun 2010 | A1 |
| 20160091572 | Fujii | Mar 2016 | A1 |
| 20170018945 | Ohtake | Jan 2017 | A1 |
| 20170123010 | Sekiguchi | May 2017 | A1 |
| Number | Date | Country |
|---|---|---|
| 1994-29856 | Feb 1994 | JP |
| 2016-70903 | May 2016 | JP |
| Number | Date | Country | |
|---|---|---|---|
| 20190146011 A1 | May 2019 | US |
