The present application is related to the following U.S. Patent Applications, each of which is hereby incorporated by reference herein in its entirety:
U.S. patent application Ser. No. 10/016,518, filed Nov. 1, 2001, titled “WEIGHTED FAIR QUEUE HAVING EXTENDED EFFECTIVE RANGE”;
U.S. patent application Ser. No. 10/015,760, filed Nov. 1, 2001, titled “WEIGHTED FAIR QUEUE HAVING ADJUSTABLE SCALING FACTOR”;
U.S. patent application Ser. No. 10/002,085, filed Nov. 1, 2001, titled “EMPTY INDICATORS FOR WEIGHTED FAIR QUEUES”;
U.S. patent application Ser. No. 10/004,217, filed Nov. 1, 2001, titled “QoS SCHEDULER AND METHOD FOR IMPLEMENTING PEAK SERVICE DISTANCE USING NEXT PEAK SERVICE TIME VIOLATED INDICATION” now U.S. Pat. No. 6,973,036 issued on Dec. 6, 2005;
U.S. patent application Ser. No. 10/002,416, filed Nov. 1, 2001, titled “QoS SCHEDULER AND METHOD FOR IMPLEMENTING QUALITY OF SERVICE WITH AGING STAMPS” now U.S. Pat. No. 7,103,051 issued Sep. 5, 2006;
U.S. patent application Ser. No. 10/004,440, filed Nov. 1, 2001, titled “QoS SCHEDULER AND METHOD FOR IMPLEMENTING QUALITY OF SERVICE WITH CACHED STATUS ARRAY” now U.S. Pat. No. 7,046,676 issued on May 16, 2006; and
U.S. patent application Ser. No. 10/004,217, filed Nov. 1, 2001, titled “QoS SCHEDULER AND METHOD FOR IMPLEMENTING QUALITY OF SERVICE ANTICIPATING THE END OF A CHAIN OF FLOWS” now U.S. Pat. No. 6,982,986 issued on Jan. 3, 2006.
The present invention is concerned with data and storage communication systems and is more particularly concerned with a scheduler component of a network processor.
Data and storage communication networks are in widespread use. In many data and storage communication networks, data packet switching is employed to route data packets or frames from point to point between source and destination, and network processors are employed to handle transmission of data into and out of data switches.
The network processor 10 includes data flow chips 12 and 14. The first data flow chip 12 is connected to a data switch 15 (shown in phantom) via first switch ports 16, and is connected to a data network 17 (shown in phantom) via first network ports 18. The first data flow chip 12 is positioned on the ingress side of the switch 15 and handles data frames that are inbound to the switch 15.
The second data flow chip 14 is connected to the switch 15 via second switch ports 20 and is connected to the data network 17 via second network ports 22. The second data flow chip 14 is positioned on the egress side of the switch 15 and handles data frames that are outbound from the switch 15.
As shown in
The network processor 10 also includes a first processor chip 28 coupled to the first data flow chip 12. The first processor chip 28 supervises operation of the first data flow chip 12 and may include multiple processors. A second processor chip 30 is coupled to the second data flow chip 14, supervises operation of the second data flow chip 14 and may include multiple processors.
A control signal path 32 couples an output terminal of second data flow chip 14 to an input terminal of first data flow chip 12 (e.g., to allow transmission of data frames therebetween).
The network processor 10 further includes a first scheduler chip 34 coupled to the first data flow chip 12. The first scheduler chip 34 manages the sequence in which inbound data frames are transmitted to the switch 15 via first switch ports 16. A first memory 36 such as a fast SRAM is coupled to the first scheduler chip 34 (e.g., for storing data frame pointers and flow control information as described further below). The first memory 36 may be, for example, a QDR (quad data rate) SRAM.
A second scheduler chip 38 is coupled to the second data flow chip 14. The second scheduler chip 38 manages the sequence in which data frames are output from the second network ports 22 of the second data flow chip 14. Coupled to the second scheduler chip 38 are at least one and possibly two memories (e.g., fast SRAMs 40) for storing data frame pointers and flow control information. The memories 40 may, like the first memory 36, be QDRs. The additional memory 40 on the egress side of the network processor 10 may be needed because of a larger number of flows output through the second network ports 22 than through the first switch ports 16.
Flows with which the incoming data frames are associated are enqueued in a scheduling queue 42 maintained in the first scheduler chip 34. The scheduling queue 42 defines a sequence in which the flows enqueued therein are to be serviced. The particular scheduling queue 42 of interest in connection with the present invention is a weighted fair queue which arbitrates among flows entitled to a “best effort” or “available bandwidth” Quality of Service (QoS).
As shown in
Although not indicated in
The memory 36 associated with the first scheduler chip 34 holds pointers (“frame pointers”) to locations in the first data buffer 24 corresponding to data frames associated with the flows enqueued in the scheduling queue 42. The memory 36 also stores flow control information, such as information indicative of the QoS to which flows are entitled.
When the scheduling queue 42 indicates that a particular flow enqueued therein is the next to be serviced, reference is made to the frame pointer in the memory 36 corresponding to the first pending data frame for the flow in question and the corresponding frame data is transferred from the first data buffer 24 to an output queue 46 associated with the output port 44.
A more detailed representation of the scheduling queue 42 is shown in
More specifically, the queue slot in which a flow is placed upon enqueuing is calculated according to the formula CP+((WF×FS)/SF), where CP is a pointer (“current pointer”) that indicates a current position (the slot currently being serviced) in the scheduling queue 42; WF is a weighting factor associated with the flow to be enqueued, the weighting factor having been determined on the basis of the QoS to which the flow is entitled; FS is the size of the current frame associated with the flow to be enqueued; and SF is a scaling factor chosen to scale the product (WF×FS) so that the resulting quotient falls within the range defined by the scheduling queue 42. (In accordance with conventional practice, the scaling factor SF is conveniently defined as a integral power of 2—i.e., SF=2n, with n being a positive integer—so that scaling the product (WF×FS) is performed by right shifting.) With this known weighted fair queuing technique, the weighting factors assigned to the various flows in accordance with the QoS assigned to each flow govern how close to the current pointer of the queue each flow is enqueued. In addition, flows which exhibit larger frame sizes are enqueued farther from the current pointer of the queue, to prevent such flows from appropriating an undue proportion of the available bandwidth of the queue. Upon enqueuement, data that identifies a flow (the “Flow ID”) is stored in the appropriate queue slot 48.
In some applications, there may be a wide range of data frame sizes associated with the flows, perhaps on the order of about 64 bytes to 64 KB, or three orders of magnitude. It may also be desirable to assign a large range of weighting factors to the flows so that bandwidth can be sold with a great deal of flexibility and precision. Consequently, it is desirable that the scheduling queue in which weighted fair queuing is applied have a large range, where the range of the scheduling queue is defined to be the maximum distance that an incoming flow may be placed from the current pointer. As is understood by those who are skilled in the art, the scheduling queue 42 functions as a ring, with the last queue slot (number 511 in the present example) wrapping around to be adjacent to the first queue slot (number 0).
It could be contemplated to increase the range of the scheduling queue by increasing the number of slots. However, this has disadvantages in terms of increased area required on the chip, greater manufacturing cost and power consumption, and increased queue searching time. Accordingly, there is a trade-off between the range of the scheduling queues and the resources consumed in providing the physical array required for the scheduling queue. This trade-off becomes particularly acute as the number of output ports (switch ports 16 and/or network ports 22 in
It would accordingly be desirable to increase the number of output ports to be serviced by scheduling queues without decreasing the effectiveness of the scheduling queues or increasing the resources consumed by physical array space for the scheduling queues.
According to an aspect of the invention, a data communication apparatus is provided. The apparatus includes a plurality of output ports and a scheduler for assigning priorities to outbound data frames. The scheduler includes one or more scheduling queues, with each scheduling queue indicating an order in which data flows are to be serviced. At least one scheduling queue has a respective plurality of the output ports assigned to the scheduling queue. For example, a respective two of the output ports may be assigned to one scheduling queue. Alternatively, a respective four of the output ports may be assigned to one scheduling queue. In one embodiment of the invention, the plurality of output ports may include 256 output ports and the scheduler may have 64 scheduling queues to which the 256 output ports are assigned. In general, any number of output ports may be assigned to a scheduling queue.
Another aspect of the invention provides a method of enqueuing flows in a scheduler for a network processor. The method includes receiving a first data frame corresponding to a first flow appointed for transmission from a first output port, and enqueuing the first flow to a first scheduling queue associated with the first output port. The method further includes receiving a second data frame corresponding to a second flow appointed for transmission from a second output port, and enqueuing the second flow to the first scheduling queue, with the first scheduling queue also being associated with the second output port.
The method according to this aspect of the invention may further include receiving a third data frame corresponding to a third flow appointed for transmission from a third output port, and enqueuing the third flow to the first scheduling queue, with the first scheduling queue also being associated with the third output port. The method may further include receiving a fourth data frame corresponding to a fourth flow appointed for transmission from a fourth output port, and enqueuing the fourth flow to the first scheduling queue, with the first scheduling queue also being associated with the fourth output port. In general, any number of output ports may be employed.
According to still another aspect of the invention, a method of transmitting data frames from a network processor is provided. The method includes dequeuing a first flow from a first scheduling queue, and transmitting from a first output port a data frame associated with the dequeued first flow. The method further includes dequeuing a second flow from the first scheduling queue, and transmitting from a second output port a data frame associated with the dequeued second flow, where the second output port is different from the first output port.
The method may further include dequeuing a third flow from the first scheduling queue, and transmitting from a third output port a data frame associated with the dequeued third flow, with the third output port being different from the first and second output ports. The method may further include dequeuing a fourth flow from the first scheduling queue, and transmitting from a fourth output port a data frame associated with the dequeued fourth flow, with the fourth output port being different from the first, second and third output ports. In general, any number of output ports may be employed.
According to still a further aspect of the invention, a method of operating a data communication apparatus includes providing a scheduling queue in a scheduler for a network processor, and assigning a plurality of output ports to the scheduling queue.
By sharing each scheduling queue among a plurality of output ports, an increased number of output ports can be serviced, without compromising the effectiveness of the scheduling queues and without devoting additional resources (e.g., chip area) to the physical arrays provided for the scheduling queues.
Other objects, features and advantages of the present invention will become more fully apparent from the following detailed description of exemplary embodiments, the appended claims and the accompanying drawings.
Referring again to
By contrast, the number of the second network ports 22 of the second data flow chip 14, serving as output ports for the second data flow chip 14, may be 64. The second scheduler chip 38 may be identical to the first scheduler chip 34, having 64 scheduling queues to service the 64 output ports (second network ports 22) of the second data flow chip 14. Consequently, in the pair of the second data flow chip 14 and the second scheduler 38, a conventional one-to-one relationship may prevail between the output ports and the scheduling queues of the second scheduler 38. Other relationships between number of output ports and number of scheduling queues for the first data flow chip 12/scheduler 34 and/or for the second data flow chip 14/scheduler 38 are envisioned such as those described further below.
As indicated at 50 in
If the flow associated with the incoming data frame has not been attached to one of the scheduling queues 42, then block 66 follows block 64. At block 66 the corresponding flow is attached to one of the 64 scheduling queues 42 (e.g., one of RINGS 0-63 of
Calculation of a suitable weighting factor WF based on relative output port bandwidth in accordance with the invention is illustrated in
Next, at block 80, the weighting factor WF for a particular flow is calculated as the product of the weight assigned to the flow according to the Quality of Service (QoS) for that flow (“QoS weight factor”) and the weight scaler WS for the output port from which the flow is to be transmitted. The QoS weight factor for a flow may be stored, for example, in the memory 36 (
If the output port is not in a backpressure condition then block 98 follows decision block 96. At block 98 the flow queue corresponding to the flow and maintained in memory 36 (
Referring once more to
Considering again decision block 100, if it is found that the data frame just dispatched for transmission was the last frame in the flow queue (memory 36 in
Considering again decision block 96, if it is determined at decision block 96 that the output port is in a backpressure condition, then block 102 directly follows block 96. That is, the flow is reattached to the scheduling queue 42 at a distance from its current slot 48, without dispatching a data frame of the flow for transmission via the output port. In the case of reattachment of the flow without dispatching a data frame in response to output port backpressure, the reattachment may be based on the conventional formula using weighting factor and frame size. Alternatively, the reattachment may be based on a multiple of the conventional formula or may be at a maximum distance from the current pointer, to minimize the number of times the flow is accessed in the scheduling queue 42 until the backpressure condition is cleared.
The processes of
With sharing of scheduling queues among two or more output ports per scheduling queue, the resources devoted to maintaining scheduling queues are used efficiently, and a larger number of output ports may be served for a given number of scheduling queues.
The foregoing description discloses only exemplary embodiments of the invention; modifications of the above disclosed apparatus and methods which fall within the scope of the invention will be readily apparent to those of ordinary skill in the art. For example, sharing of each scheduling queue among four output ports is illustrated hereinabove, but other numbers of output ports assigned to each scheduling queue, such as two, three or five or more, are also contemplated. The term output ports as used in the specification and claims is inclusive of the noted switch or network ports, or for that matter ports of devices associated with output channels associated with output flows.
Furthermore, in the above-described exemplary embodiments, assignment of output ports to scheduling queues is made on a fixed basis in accordance with numbers assigned to the output ports and the scheduling queues. However, it is also contemplated that the assignment of output ports to scheduling queues may be variable, and may be indicated by data stored in a programable register (not shown) or other storage location which stores data indicating assignments of output ports to scheduling queues.
Although the number of scheduling queues maintained in the scheduler 34 is indicated as being 64 in the examples given above, it is, of course, contemplated to include a larger or smaller number of scheduling queues in the scheduler 34. Also, although scheduling queues are shown as being part of a scheduler that is implemented as a separate chip, the scheduling queues may also be maintained as part of a scheduler that is integrated with a data flow chip or with a processor chip.
Still further, it is contemplated to implement the present invention in connection with scheduling queues having extended ranges. Such scheduling queues may include subqueues having different respective ranges and resolutions, as disclosed in copending patent application Ser. No. 10/016,518, filed Nov. 11, 2001. This co-pending patent application is incorporated herein by reference.
Accordingly, while the present invention has been disclosed in connection with exemplary embodiments thereof, it should be understood that other embodiments may fall within the spirit and scope of the invention, as defined by the following claims.
Number | Name | Date | Kind |
---|---|---|---|
4621359 | McMillen | Nov 1986 | A |
5249184 | Woest et al. | Sep 1993 | A |
5490141 | Lai et al. | Feb 1996 | A |
5548590 | Grant et al. | Aug 1996 | A |
5650993 | Lakshman et al. | Jul 1997 | A |
5742772 | Sreenan | Apr 1998 | A |
5790545 | Holt et al. | Aug 1998 | A |
5831971 | Bonomi et al. | Nov 1998 | A |
5835494 | Hughes et al. | Nov 1998 | A |
5844890 | Delp et al. | Dec 1998 | A |
5850399 | Ganmukhi et al. | Dec 1998 | A |
5905730 | Yang et al. | May 1999 | A |
5926459 | Lyles et al. | Jul 1999 | A |
5926481 | Wang et al. | Jul 1999 | A |
5946297 | Calvignac et al. | Aug 1999 | A |
5999963 | Bruno et al. | Dec 1999 | A |
6014367 | Joffe | Jan 2000 | A |
6018527 | Yin et al. | Jan 2000 | A |
6028842 | Chapman et al. | Feb 2000 | A |
6028843 | Delp et al. | Feb 2000 | A |
6031822 | Wallmeier | Feb 2000 | A |
6038217 | Lyles | Mar 2000 | A |
6041059 | Joffe et al. | Mar 2000 | A |
6052751 | Runaldue et al. | Apr 2000 | A |
6064650 | Kappler et al. | May 2000 | A |
6064677 | Kappler et al. | May 2000 | A |
6067301 | Aatresh | May 2000 | A |
6072772 | Charny et al. | Jun 2000 | A |
6072800 | Lee | Jun 2000 | A |
6078953 | Vaid et al. | Jun 2000 | A |
6081507 | Chao et al. | Jun 2000 | A |
6092115 | Choudhury et al. | Jul 2000 | A |
6094435 | Hoffman et al. | Jul 2000 | A |
6101193 | Ohba | Aug 2000 | A |
6104700 | Haddock et al. | Aug 2000 | A |
6108307 | McConnell et al. | Aug 2000 | A |
6122673 | Basak et al. | Sep 2000 | A |
6144669 | Williams et al. | Nov 2000 | A |
6157614 | Pasternak et al. | Dec 2000 | A |
6157649 | Peirce et al. | Dec 2000 | A |
6157654 | Davis | Dec 2000 | A |
6160812 | Bauman et al. | Dec 2000 | A |
6169740 | Morris et al. | Jan 2001 | B1 |
6188698 | Galand et al. | Feb 2001 | B1 |
6226267 | Spinney et al. | May 2001 | B1 |
6229812 | Parruck et al. | May 2001 | B1 |
6229813 | Buchko et al. | May 2001 | B1 |
6236647 | Amalfitano | May 2001 | B1 |
6246692 | Dai et al. | Jun 2001 | B1 |
6259699 | Opalka et al. | Jul 2001 | B1 |
6266702 | Darnell et al. | Jul 2001 | B1 |
6356546 | Beshai | Mar 2002 | B1 |
6389019 | Fan et al. | May 2002 | B1 |
6389031 | Chao et al. | May 2002 | B1 |
6404768 | Basak et al. | Jun 2002 | B1 |
6469982 | Henrion et al. | Oct 2002 | B1 |
6481251 | Meier et al. | Nov 2002 | B1 |
6563829 | Lyles et al. | May 2003 | B1 |
6608625 | Chin et al. | Aug 2003 | B1 |
6611522 | Zheng et al. | Aug 2003 | B1 |
6646986 | Beshai | Nov 2003 | B1 |
6721325 | Duckering et al. | Apr 2004 | B1 |
6775287 | Fukano et al. | Aug 2004 | B1 |
6804249 | Bass et al. | Oct 2004 | B1 |
6810012 | Yin et al. | Oct 2004 | B1 |
6810043 | Naven et al. | Oct 2004 | B1 |
6810426 | Mysore et al. | Oct 2004 | B2 |
6813274 | Suzuki et al. | Nov 2004 | B1 |
6832261 | Westbrook et al. | Dec 2004 | B1 |
6850490 | Woo et al. | Feb 2005 | B1 |
6885664 | Ofek et al. | Apr 2005 | B2 |
6888830 | Snyder II et al. | May 2005 | B1 |
6891835 | Kalkunte et al. | May 2005 | B2 |
6975638 | Chen et al. | Dec 2005 | B1 |
7020137 | Kadambi et al. | Mar 2006 | B2 |
20010004363 | Usukura | Jun 2001 | A1 |
20010012294 | Kadambi et al. | Aug 2001 | A1 |
20020003795 | Oskouy et al. | Jan 2002 | A1 |
20020023168 | Bass et al. | Feb 2002 | A1 |
20020024830 | Yoneda | Feb 2002 | A1 |
20020136230 | Dell et al. | Sep 2002 | A1 |
20020163922 | Dooley et al. | Nov 2002 | A1 |
20020181455 | Norman et al. | Dec 2002 | A1 |
20030050954 | Tayyar et al. | Mar 2003 | A1 |
20030058879 | Rumph | Mar 2003 | A1 |
Number | Date | Country |
---|---|---|
0859492 | Aug 1998 | EP |
0 957 602 | Nov 1999 | EP |
0989770 | Mar 2000 | EP |
1049352 | Nov 2000 | EP |
1 061 763 | Dec 2000 | EP |
04-094240 | Mar 1992 | JP |
183886 | Jun 2000 | JP |
295247 | Oct 2000 | JP |
0007822 | Dec 2000 | JP |
9935792 | Jul 1999 | WO |
9953647 | Oct 1999 | WO |
9953648 | Oct 1999 | WO |
0120876 | Mar 2001 | WO |
Number | Date | Country | |
---|---|---|---|
20030081549 A1 | May 2003 | US |