Wireless audible indications system

Abstract

A wireless audible indication system comprising a transmitter and a receiver. An embodiment of the transmitter includes a crystal oscillator which produces a signal having a predetermined audio frequency. A duty cycle limiting circuit limits the duty cycle of the oscillator signal to be less than 25%. The limited duty cycle signal is applied to a radio frequency oscillator to produce an amplitude modulated radio frequency signal. An embodiment of the receiver includes a superregenerative detector which provides wide band detection of transmissions about a carrier frequency. A signal processing circuit formed by a cascade of a crystal filter stage, an amplifier/comparator stage, and a detector stage, processes the signal from the superregenerative detector. A sound generator integrated circuit, which generates an audible signal indicative of reception of a transmitted signal, is coupled to the signal processing circuit. Another embodiment of the receiver includes two parallel signal processing paths having different crystal filter stages, which allows use with two different transmitters.

Description

TECHNICAL FIELD

The present invention relates generally to doorbell systems, and particularly to wireless doorbell systems which employ radio frequency transmitters and receivers.

BACKGROUND ART

Wireless doorbell systems have become an increasingly popular option for persons wishing either to replace their current doorbell or to add additional doorbell buttons at their place of residence. A general wireless doorbell system comprises at least one battery-operated, radio-frequency transmitter and a radio-frequency receiver. In response to the depression of a button on the transmitter, a radio-frequency signal is transmitted for reception by the receiver. The receiver alerts the user that the doorbell button has been depressed by producing an audible signal, such as a tone or a melody, upon detecting the transmitted radio-frequency signal.

The installation of a battery-powered wireless doorbell system is performed by simply inserting batteries into the transmitter and receiver, and mounting them at their desired locations. Because no wiring is required between the transmitter and the receiver, the resulting installation of a wireless doorbell system is a relatively easy task. This ease in installation partially accounts for the popularity of wireless doorbell systems.

One drawback of using a wireless doorbell system is that the batteries in the transmitter and receiver must be replaced when they are insufficiently powered. In practice, the transmitter batteries need not be replaced as often as the receiver batteries. This is due to the fact that the receiver consumes battery power continually in determining whether or not a radio-frequency signal was transmitted, whereas the transmitter consumes battery power only when its button has been depressed. Typically, the batteries in the receiver need to be replaced after a number of months of operation.

Another drawback of previous wireless doorbell systems is the limited range which results from the limited average field strength which can be transmitted by the transmitter under Federal Communication Commission (FCC) Part 15 rules. The limited range results in a limiting the scope of application of previous wireless doorbell systems.

SUMMARY OF THE INVENTION

For the foregoing reasons, the need exists for a wireless doorbell system having an increased transmission range and an extended battery life.

It is thus an object of the present invention to extend the battery life in a wireless doorbell receiver.

A further object of the present invention is to increase the transmission range in a wireless doorbell system.

A still further object of the present invention is to reduce the sensitivity of a wireless doorbell system to interference from other Part 15 systems.

In carrying out the above objects, the present invention provides a receiver for use in an audible indication system with a corresponding transmitter capable of transmitting a radio frequency signal. A radio frequency detector produces a first signal upon receiving the radio frequency signal from the corresponding transmitter. A signal processing circuit, coupled to the radio frequency detector, includes a series of cascaded stages which produces a second signal in dependence upon the first signal. The series of cascaded stages includes an amplification stage, wherein the amplification stage includes a first inverter gate having an input and an output, a feedback network coupled between the input and the output of the first inverter gate, and a second inverter gate having an input biased in dependence upon the output of the first inverter gate. A sound generator, which generates an audible indication in dependence upon the second signal, is coupled to the signal processing circuit.

In carrying out the above objects, the present invention further provides a receiver for use in a doorbell system with a corresponding transmitter capable of transmitting a radio frequency signal. A superregenerative detector produces a first signal upon receiving the radio frequency signal from the corresponding transmitter. A signal processing circuit, coupled to the superregenerative detector, includes a series of cascaded stages which produces a second signal in dependence upon the first signal. The series of cascaded stages includes a filter stage, an amplification stage, and a detector stage. The filter stage contains an audio crystal filter. The amplification stage includes a first inverter gate having an input and an output, a resistor coupled between the input and the output of the first inverter gate so that the output is substantially near the switching threshold voltage, and a second inverter gate having an input biased in dependence upon the output of the first inverter gate. The first inverter gate and the second inverter gate are located on a common CMOS integrated circuit. A sound generator is coupled to the signal processing circuit to generate an audible indication in dependence upon the second signal.

In carrying out the above objects, the present invention still further provides a signal processing circuit for use in a wireless actuator system. A feedback network is coupled between an input and an output of a first inverter gate. A second inverter gate has an input which is biased in dependence upon the output of the first inverter gate. An output of the second inverter gate provides a processed signal based upon an input signal applied to the input of the second inverter gate.

In carrying out the above objects, the present invention still further provides a signal processing circuit for use in a wireless actuator system. A resistor is coupled between an input and an output of a first inverter gate so that the output of the first inverter gate has a voltage substantially equal to its switching threshold. A voltage divider divides the output of the first inverter gate for application to an input of a second inverter gate. The first and second inverter gates are within a common CMOS integrated circuit. A capacitor couples an input signal to the input of the second inverter gate. An output of the second inverter gate provides a processed signal based upon the input signal.

In carrying out the above objects, the present invention further provides a receiver for use in an audible indication system with a corresponding first transmitter capable of transmitting a first radio frequency signal and a corresponding second transmitter capable of transmitting a second radio frequency signal. A radio frequency capable of receiving the first radio frequency signal and the second radio frequency signal is included. A first signal processing circuit, which includes a first crystal filter, is coupled to the radio frequency detector. The first signal processing circuit produces a first signal indicative of reception of the first radio frequency signal. A second signal processing circuit, which includes a second crystal filter, is coupled to the radio frequency detector. The second signal processing circuit produces a second signal indicative of reception of the second radio frequency signal. A sound generator is coupled to the first signal processing circuit and the second signal processing circuit. The sound generator generates an audible indication in dependence upon the first signal and the second signal.

These and other features, aspects, and advantages of the present invention will become better understood with regard to the following description, appended claims, and accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a schematic drawing of an embodiment of a transmitter in accordance with the present invention;

FIG. 2 is a block diagram of an embodiment of a receiver in accordance with the present invention;

FIG. 3 is a block diagram of another embodiment of a receiver in accordance with the present invention;

FIG. 4 is a schematic drawing of an embodiment of a receiver; and

FIG. 5 is a schematic drawing of an alternative embodiment of a receiver.

BEST MODE FOR CARRYING OUT THE INVENTION

Embodiments of the present invention overcome the disadvantages of previous wireless doorbell systems by using a narrow band tone modulated system for communication between the transmitter and receiver. This system employs low frequency crystals for both modulating a UHF carrier signal in the transmitter, and detecting signals in the receiver. Further, a self-biasing amplifier/comparator is used to process signals in the receiver.

FIG. 1 is a schematic diagram of an embodiment of a transmitter for a general audible indication system, such as a wireless doorbell system. A radio frequency oscillator circuit 20 is formed by a transistor Q1, coils L1 and L2, capacitors C4, C4, C6, and C7, and resistors R9, R10, and R11. The frequency of the oscillator is aligned to its desired carrier frequency by varying the inductance of coil L2. In a preferred embodiment of wireless doorbell system, the carrier frequency is selected to be in the ultra-high frequency (UHF) range, and more specifically, 315 MHz. The coil L2 further acts as a radiating element for the transmitter.

A crystal oscillator circuit 22 is formed by an operational amplifier U1A, a crystal Y1, resistors R1, R2, R3, and R4, and capacitors C1 and C2. In response to depressing a pushbutton switch S1, a connection is made between a battery terminal 24 and a point on the circuit indicated by VCC. This connection causes the voltage of a battery connected to the terminal 24 to be applied to the crystal oscillator circuit 22, which causes the circuit 22 to oscillate at a frequency determined by the crystal Y1. Embodiments of the present invention employ crystals which oscillate in the low frequency range. In preferred embodiments, either a 32.768 kHz crystal or a 38 kHz crystal is selected.

The output of the crystal oscillator circuit 22 is applied to a duty cycle limiting circuit 26 which limits the duty cycle of the on/off modulation of the crystal oscillator 22. The duty cycle limiting circuit 26 comprises diodes D2 and D3, an operational amplifier U1B, a capacitor C3, and resistors R5, R6, R7, and R14. The output of the operational amplifier U1B is coupled by a resistor R8 to the base of a transistor Q2. The collector of the transistor Q2 is coupled to the oscillator circuit 20 so that the on/off low frequency signal modulates the radio frequency carrier signal formed by the oscillator circuit 20.

By reducing the duty cycle of the crystal oscillator to be less than 25%, the maximum peak power of the transmitter can be increased without increasing the average field strength. In preferred embodiments, the duty cycle is less than 20%. In an exemplary embodiment, the duty cycle is limited to approximately 10%. Therefore, as a result of limiting the duty cycle using circuit 26, the maximum peak power allowed by the FCC can be transmitted in order to increase the effective range of the transmitter.

FIG. 2 illustrates a block diagram of an embodiment of a receiver in accordance with the present invention. A radio frequency detector 28 produces a baseband signal upon receiving a radio frequency signal from a corresponding transmitter. A signal processing circuit 30, coupled to the radio frequency detector 28, includes a series of cascaded stages 32 which produces a second signal in dependence upon the first signal. The series of cascaded stages 32 includes an self-biasing amplification/comparator stage 34 formed using two inverter gates. Negative feedback is applied to a first inverter gate 36 by a resistor 37 which couples the gate input and the gate output. Consequently, the output voltage of the first inverter gate is substantially equal to the switching threshold of the gate. The output of the first inverter gate 36 is coupled to the input of a second inverter gate 38 in order to bias the second inverter gate 38 in the linear region. As a result, the second inverter gate 38 produces, at its output, a high-gain amplification of signals applied to its input A sound generator 39 is coupled to the signal processing circuit 30. The sound generator 39 generates an audible signal when the second signal is indicative of reception of the transmitted signal.

As is known in the art, an inverter gate can be formed in a variety of different configurations. A single gate from a standard inverter IC can be employed to form an inverter gate. Also, gates from other logic ICs, such as a NAND IC and a NOR IC, can be employed to form an inverter gate. Moreover, any odd number of circuits which perform an inverting operation can be cascaded to form an inverter gate.

FIG. 3 illustrates a block diagram of an embodiment of a receiver in accordance with the present invention. The front end of the receiver includes a superregenerative detector 40 which provides wide band detection of transmissions about a preselected carrier frequency. The preselected carrier frequency corresponds to the carrier frequency of a transmitter designed for use with the receiver. The output of the superregenerative detector 40 is applied to a crystal filter 42. The crystal filter 42 provides a very narrow band of filtering about the crystal frequency in the corresponding transmitter. The output of the crystal filter 42 is applied to a self-biasing amplifier/comparator 44 which provides-amplification of the narrow band signal. The self-biasing comparator 44 is constructed using a standard integrated circuit (IC) inverter biased using another inverter from the same IC. The output of the self-biasing comparator 44 is applied to a detector circuit 46 which produces the envelope of the narrow band signal.

The output of the superregenerative detector 40 is also applied to a similar cascade of a crystal filter 52, a self-biasing amplifier/comparator 54, and a detector 56. The crystal filter 52 has a different resonant frequency than the first crystal filter 42 to allow detection of two different transmitters. The detectors 46 and 56 are applied to a logic circuit 60 which determines whether or not a transmission has been detected, and for which frequency this detection has occurred. The output of the logic circuit 60 is applied to an audio circuit 62 which produces a tone or series of tones in response to a detected transmission. The audio circuit 62 is coupled to a speaker 64 which allows the tone or series of tones to be heard by a user.

A schematic drawing of an embodiment of the receiver of the present invention is shown in FIG. 4. A superregenerative detector 70 comprises a transistor Q2, coils L1 and L2, capacitors C3, C4, and C5, and resistors R2, R3, R4, and R5. The superregenerative detector 70 produces the modulation envelope of the UHF carrier signal. The output of the superregenerative detector 70 is coupled to a transistor amplifier circuit 72 by a resistor R6 and a capacitor C6. The transistor amplifier circuit 72, which comprises a transistor Q3, resistors R7 and R8, and a capacitor C7, is used to provide both gain and buffering of the modulation envelope signal.

The signal from the collector of the transistor Q3 is applied to two parallel crystal filter/detector signal processing paths via coupling capacitors C8 and C29. The first path includes an amplification and buffering stage 74 comprising a transistor Q1, a capacitor C24, and resistors R9 and R18. The output of this stage 74, at the collector of Q1, is applied to a crystal filter 76 formed using a crystal Y1. The crystal Y1 is of the low-frequency audio tuning fork variety, and as such, the crystal filter is not a conventional configuration. In a preferred embodiment, the resonant frequency of the crystal Y1 is selected to be 32.768 kHz. The output of the crystal filter 76 is applied to a buffering stage 78 comprised by a transistor Q13 and its associated circuitry.

The output of the buffering stage 78 is applied to a self-biasing amplifier/comparator stage 80 by a coupling capacitor C11. The self-biasing amplifier/comparator stage 80 employs an inverter gate U1A, such as one found on a 4069 integrated circuit, which is biased in the linear region by another inverter gate U1B from the same integrated circuit chip. A resistor R12 is connected between the input and output of the inverter gate U1B. The negative feedback which results causes the output voltage of the gate U1B to approach its switching threshold voltage. Since gates U1A and U1B are from the same integrated circuit chip, and thus, are on the same substrate, they exhibit nearly identical switching threshold voltages. A voltage divider 82 formed by resistors R13 and R14 produces a DC voltage which is slightly greater than the threshold voltage of the gate U1B. This DC voltage is applied to the input of the gate U1A to provide biasing in the linear region. The output of the inverter gate U1A is a reproduction of the audio tone that was modulated in the radio frequency carrier.

The audio tone at the output of gate U1A is rectified and detected by a low frequency detector circuit 84 comprising diodes D2 and D3, resistors R20 and R16, and a capacitor C13. This circuit 84 produces an output signal representative of the on/off modulation signal applied to the audio tone of frequency determined by the crystal Y1.

The second crystal filter/detector path is equivalent to the first path with the exception of a crystal Y2 which is employed. The crystal Y2 is selected to have a different resonant frequency than that of the crystal Y1 used in the first path. This allows the receiver to be used with two transmitters, each having a different modulating frequency. In a preferred embodiment, the resonant frequency of the crystal Y2 is selected to be 38 kHz.

The outputs of the first and second detector paths are applied to corresponding amplification stages. The first detector output is applied to an amplification stage 86 comprised of transistors Q7 and Q8, and resistors R28, R29, R43, and R49. The second detector output is applied to an identical amplification stage 88 comprised of transistors Q15 and Q17, and resistors R45, R46, R47, and R50. The outputs of these amplification stages 86 and 88 have logic levels consistent with the devices employed in a subsequent logic stage.

It is noted that the amplification stages 86 and 88 are not required in other receiver embodiments. In the embodiment of FIG. 4, the amplification stages 86 and 88 are employed to allow a subsequent music integrated circuit to inhibit signals from the first and second detector paths, using transistors Q18 and Q16.

A logic stage 90 is comprised of two inverter gates U1C and U1D, and four NAND gates U4A, U4B, U4C, and U4D. In a preferred embodiment, the inverter gates U1C and U1D are two previously unused gates from the 4069 hex inverter IC, and the four NAND gates are taken from a 4011 quad NAND IC. The logic stage is used to select which song is to be played in response to a detected audio tone. The output of NAND gate U4C provides a high signal when a transmission is detected by the first detection path and no transmission is detected by the second detection path. A switch S1 can selectively apply either the input or output of the NAND gate U4C, which is wired to act as an inverter gate, to a subsequent level modification circuit. The output of NAND gate U4D provides a signal dependent upon a logical OR of the outputs of the two detection paths.

A first level translation circuit 92, comprised of transistors Q11 and Q12, and resistors R40 and R41, is coupled to the pole of the switch S1. The first level translation circuit 92 provides logical output levels based on 5.4 volts as opposed to the 3 volts used in the previous stages. Similarly, a second level translation circuit 94, comprised of transistors Q9 and Q10, resistors R33, R34, R35, and R36, and capacitor C23, is coupled to the output of the NAND gate U4D.

A music integrated circuit U3 is coupled to the first and second level translation circuits 92 and 94. In a preferred embodiment, the music integrated circuit U3 is a standard music generator chip such as an M1131AJL wired in a standard suggested mode of application. Although capable of operating with a 3 volt supply, the music integrated circuit U3 is supplied with a voltage of 5.4 volts in order to provide a desirable volume level and sound quality. With the switch S1 in the "normal" position, a 32.768 kHz tone causes a "ding dong" sound to be generated, and a 38 kHz tone causes the generation of a Westminster chime sound. With the switch S1 in the "reverse" position, the song assignments are reversed for the two audio tones. As a result, the receiver can be used with two transmitters, one having a 32.768 kHz modulated tone and another having a 38 kHz modulated tone, located at two different locations at a person's residence. For example, a user can have one transmitter located at the front door and the other transmitter at the back door, and be able to distinguish between the two using a single receiver.

The voltage sources used to power the above-mentioned circuits in the receiver are formed by a power supply, indicated generally by reference numeral 96. A 6 volt battery source is applied between terminals P1 and P2. In a preferred embodiment, this 6 volt battery source is formed by a series combination of four "D" type cells, each producing 1.5 volts. The 3 volt source is generated by a low-current, voltage regulator U2, in combination with capacitors C1, C26, and C38. The low-current regulator U2 maintains a nearly constant current draw on the batteries regardless of their output voltage. The 5.4 volt source is generated by coupling a diode D6 directly to the 6 volt battery source.

The use of a 3 volt source to operate many of the circuits in the receiver is beneficial for the following reasons. First, the 6 volt battery source can be drawn down to half of its initial voltage without affecting the operation of the 3 V circuits in the receiver. As a result, the receiver is capable of operation over a significantly larger portion of the full life of the batteries. Secondly, the threshold voltage of the MOSFETs in the 4069 is near to 3 volts. As a result of operating the 4069 near this threshold voltage, its quiescent current consumption is dramatically reduced. In a preferred embodiment, the entire receiver requires only approximately 400 microamps to run. This results in a battery life of approximately four years using the recommended four "D" type, alkaline cells.

An alternative embodiment of a receiver in accordance with the present invention is illustrated by the schematic drawing in FIG. 5. This embodiment is a reduced embodiment of the receiver of FIG. 4. The receiver includes a superregenerative UHF receiver 100 which converts an AM 315 MHz signal to its base band modulation signal. A buffer stage 102 comprised of a transistor Q3 and associated circuitry provides both a low frequency gain and filtering of noise produced by the superregenerative receiver 100. An audio crystal filter 104 is formed using transistors Q8 and Q9, a crystal Y1, and associated circuitry. The filter 104 provides bandpass filtering with a band width of approximately 30 Hz. A self-biasing comparator 106 is formed by an inverter gate U10 biased by another inverter gate U11. Diodes D2 and D3, resistors R16 and R20, and a capacitor C13 form a low frequency peak detector 110 which rectifies the audio frequency signal detected by the crystal filter 104.

A logic stage 112 comprised of inverter gates U1A, U1B, and U1C performs a logic translation and buffering of the peak detector output for application to a music chip U3. The song which is played by the music chip U3 is selectable by cutting jumper wires J1, J2, J3, and J4. A switch S2 allows a user to select either a song determined by the jumper wires or a standard "ding dong" sound. A power supply circuit 114 is comprised of a low current 3 volt regulator U2 to power the RF and signal processing circuits, and a diode D4 to produce a 5.4 volt source to power the music chip U3.

Because the alternative receiver embodiment includes only one crystal detection path, it can be manufactured at a lower cost than the receiver of FIG. 4. In a preferred embodiment, this receiver is powered by four "AA" type batteries in order to reduce its dimensions physically, and result in an economy version of the receiver of FIG. 4. This preferred embodiment has a battery life of approximately one year under normal operating conditions.

Embodiments of the present invention have many advantages. One such advantage results from the use of a narrow band crystal filter. By narrowing the bandwidth of the filter, the effective signal-to-noise ratio of the receiver is greatly increased. Hence, the effective narrow bandwidth of the crystal filter improves the range and performance of the receiver. Moreover, the potential for interference from other Part 15 systems which utilize pulse code modulation or pulse position modulation is minimized. The longer range which results from the use of audio crystals in both the transmitter and the receiver expands the scope of application of the wireless system. For example, the wireless system of the present invention can be used in such applications as doorbell signaling to a boat dock, or to an area near a pool.

Embodiments of the present invention are further advantageous in their use of a self-biasing amplifier/comparator stage. In other designs which utilize audio crystal filtering for radio frequency applications, an inverter gate employed as an amplifier/comparator is biased by means of a potentiometer. Because of the sensitivity of the threshold voltage to changes in temperature and aging of the gate, the bias voltage in previous designs were set higher than optimal for best range. By using the self-biasing scheme, a temperature-stable biasing is achieved, which results in an improved range and improved performance of the receiver.

Another advantage is the extended battery life of the receiver of the present invention. The extended battery life results from operating the CMOS devices near the threshold voltage of the MOS transistors therein, and from powering the radio frequency detector and signal processing stages at half of the full-power battery voltage. Embodiments which employ four "D" type alkaline cells are capable of operating four years without battery replacement. This is a significant improvement over previous receivers whose battery life is typically measured in terms of months.

It is noted that the teachings of the abovedescribed embodiments are also applicable to a general wireless actuator system. Such a system includes a transmitter capable of transmitting a radio frequency signal, and a receiver which actuates a device in response to receiving the transmitted RF signal. In place of a sound generator, the receiver includes an actuator which actuates the device in dependence upon an electrical signal.

While the best mode for carrying out the invention has been described in detail, those familiar with the art to which this invention relates will recognize various alternative designs and embodiments for practicing the invention as defined by the following claims.

Claims

1. A receiver for use in an audible indication system with a corresponding transmitter which transmits a radio frequency signal, the receiver comprising:

a radio frequency detector which produces a first signal upon receiving the radio frequency signal from the corresponding transmitter;

a signal processing circuit, coupled to the radio frequency detector, which processes the first signal to form a second signal, the signal processing circuit having a series of cascaded stages which includes a filter stage and an amplification stage, wherein the amplification stage includes a first inverter gate having an input and an output, a feedback network coupled between the input and the output of the first inverter gate to produce a fixed voltage level at the output of the first inverter gate, and a second inverter gate having an input biased using the output of the first inverter gate, wherein the output of the second inverter gate provides a processed signal having an AC component based upon an input signal AC coupled to the input of the second inverter gate and a DC component based on the output of the first inverter gate, and wherein the filter stage precedes the amplification stage; and

a sound generator, coupled to the signal processing circuit, which generates an audible indication when the second signal is indicative of reception of the radio frequency signal.

2. The receiver of claim 1 wherein the radio frequency detector includes a superregenerative detector.

3. The receiver of claim 1 wherein the signal processing circuit further includes a low frequency detector coupled to the amplification stage.

4. The receiver of claim 3 wherein the low frequency detector succeeds the amplification stage.

5. The receiver of claim 1 wherein the first inverter gate and the second inverter gate are within a common integrated circuit.

6. The receiver of claim 5 wherein the common integrated circuit is a CMOS device which contains a plurality of MOS field effect transistors.

7. The receiver of claim 1 wherein the feedback network includes a resistor which couples the input and the output of the first inverter gate.

8. The receiver of claim 7 wherein an input of the amplification stage is coupled to the input of the second inverter gate and an output of the amplification stage is coupled to the output of the second inverter gate.

9. The receiver of claim 1 further comprising a voltage divider which divides the output of the first inverter gate for application to the input of the second inverter gate.

10. The receiver of claim 1 wherein the output of the first inverter gate has a voltage equal to a switching threshold voltage of the first inverter gate.

11. The receiver of claim 1 wherein the sound generator includes a music generator integrated circuit.

12. The receiver of claim 11 further comprising a switch coupled to the sound generator, wherein the audible indication is selectable based upon a positioning of the switch.

13. A receiver for use in a doorbell system with a corresponding transmitter which transmits a radio frequency signal, the receiver comprising:

a superregenerative detector which produces a first signal upon receiving the radio frequency signal from the corresponding transmitter;

a signal processing circuit, coupled to the superregenerative detector, which processes the first signal to form a second signal, the signal processing circuit having a series of cascaded stages which includes a filter stage, an amplification stage, and a detector stage, wherein the filter stage contains an audio crystal filter, wherein the amplification stage includes a first inverter gate having an input and an output, a resistor coupled between the input and the output of the first inverter gate so that the output is near the switching threshold voltage, and a second inverter gate having an input biased using the output of the first inverter gate, and wherein the first inverter gate and second inverter gate are located on a common CMOS integrated circuit, wherein the output of the second inverter gate provides a processed signal having an AC component based upon an input signal AC coupled to the input of the second inverter gate and a DC component based on the output of the first inverter gate;

a voltage regulator having an output voltage near to the threshold voltage of MOS field effect transistors within the common CMOS integrated circuit, the voltage regulator coupled to the CMOS integrated circuit to provide power thereto; and

a sound generator, coupled to the signal processing circuit, which generates an audible indication when the second signal is indicative of reception of the radio frequency signal.

14. For use in a wireless actuator system, a signal processing circuit comprising:

a first inverter gate having an input and an output;

a feedback network coupled between the input and the output of the first inverter gate to produce a fixed voltage level at the output of the first inverter gate; and

a second inverter gate having an input and an output, wherein the input is biased using the output of the first inverter gate;

wherein the output of the second inverter gate provides a processed signal having an AC component based upon an input signal AC coupled to the input of the second inverter gate and a DC component based on the output of the first inverter gate.

15. The signal processing circuit of claim 14 further comprising a voltage divider which divides the output of the first inverter gate for application to the input of the second inverter gate.

16. The signal processing circuit of claim 14 wherein the signal processing circuit is powered by a power supply, and wherein the output of the first inverter gate has a voltage near to a switching threshold of the first inverter gate.

17. The signal processing circuit of claim 14 further comprising a capacitor which couples the input signal to the input of the second inverter gate.

18. The signal processing circuit of claim 14 wherein the first inverter gate and the second inverter gate are within a common integrated circuit.

19. For use in a wireless actuator system, a signal processing circuit comprising:

a first inverter gate having an input and an output, the first inverter gate having a switching threshold;

a resistor coupled between the input and the output of the first inverter gate so that the output of the first inverter gate has a voltage near to the switching threshold of the first inverter gate;

a second inverter gate having an input and an output;

a voltage divider which divides the output of the first inverter gate for application to the input of the second inverter gate; and

a capacitor which couples an input signal to the input of the second inverter gate;

wherein the first inverter gate and the second inverter gate are within a common CMOS integrated circuit, and wherein the output of the second inverter gate provides a processed signal based upon the input signal.