Write command reporting

Information

  • Patent Grant
  • 9639287
  • Patent Number
    9,639,287
  • Date Filed
    Monday, June 29, 2015
    9 years ago
  • Date Issued
    Tuesday, May 2, 2017
    7 years ago
Abstract
In operating a Data Storage Device (DSD) in communication with a host, a reported write command log is maintained that includes entries identifying pending write commands reported as completed to the host but whose data is not yet stored in at least one Non-Volatile Memory (NVM) of the DSD. The reported write command log is maintained to persist over power cycles. A write command is received from the host to store data in the at least one NVM and the data for the write command is buffered in a volatile memory of the DSD for storage in the at least one NVM. The reported write command log is updated to account for the write command as a pending write command reported as completed, and an indication is sent to the host reporting completion of the write command before completing storage of the data in the at least one NVM.
Description
BACKGROUND

Data Storage Devices (DSDs) are often used to record data onto or to reproduce data from a storage media. One type of storage media includes a rotating magnetic disk where a magnetic head of the DSD can read and write data in tracks on a surface of the disk, such as in a Hard Disk Drive (HDD). Another type of storage media can include a solid-state memory where cells are charged to store data.


In writing data to a disk, a DSD may temporarily store the data in a volatile memory before the data is written to the disk. In some cases, the volatile memory can be used as a write cache to queue or defer write commands received from a host until a more beneficial time from a performance perspective of the DSD. Such a mode of deferring write commands can be referred to as a Write Cache Enable (WCE) mode of performing write commands. In such a WCE example, the DSD may notify the host of the performance of the write command after the write command has been queued in the volatile memory but before the write command is actually performed on a Non-Volatile Memory (NVM) such as a disk. Although this arrangement can ordinarily allow for an improved performance from the perspective of the host, the write commands in the volatile memory are usually lost in the event of an unexpected power loss at the DSD.





BRIEF DESCRIPTION OF THE DRAWINGS

The features and advantages of the embodiments of the present disclosure will become more apparent from the detailed description set forth below when taken in conjunction with the drawings. The drawings and the associated descriptions are provided to illustrate embodiments of the disclosure and not to limit the scope of what is claimed.



FIG. 1 is a block diagram depicting a system according to an embodiment.



FIG. 2 is a block diagram of a Data Storage Device (DSD) in the system of FIG. 1 according to an embodiment.



FIG. 3 illustrates an example of a Reported Write Command (RWC) log according to an embodiment.



FIG. 4 is a flowchart for the maintenance of an RWC log according to an embodiment.



FIG. 5 is a flowchart for a power loss process according to an embodiment.



FIG. 6 is a flowchart for an RWC log check process according to an embodiment.





DETAILED DESCRIPTION

In the following detailed description, numerous specific details are set forth to provide a full understanding of the present disclosure. It will be apparent, however, to one of ordinary skill in the art that the various embodiments disclosed may be practiced without some of these specific details. In other instances, well-known structures and techniques have not been shown in detail to avoid unnecessarily obscuring the various embodiments.


System Overview


FIG. 1 is a block diagram depicting system 100 according to an embodiment. As shown in FIG. 1, system 100 includes host 101 and host 102 which communicate via a network or bus 103 with Data Storage Devices (DSDs) 104, 106, and 108 to store and retrieve data. As used herein, a host can refer to a device that is capable of issuing a write command to a DSD to store data in the DSD.


In the example embodiment of FIG. 1, hosts 101 and 102 are separate from DSDs 104, 106, and 108 and may include, for example, a server or other computer system. In other embodiments, a host and a DSD may be housed together as part of a single electronic device, such as, for example, a laptop or notebook or another type of electronic device such as a tablet, smartphone, network media player, portable media player, or Digital Video Recorder (DVR). In yet another embodiment, a host may include another storage device such as a smart DSD that is capable of executing applications and communicating with other DSDs.


In the embodiment of FIG. 1, system 100 may serve as, for example, a data center or part of a data center with multiple DSDs. The components of FIG. 1 may or may not be physically co-located. In this regard, network/bus 103 may include a local area network, a wide area network, or the Internet.


Those of ordinary skill in the art will appreciate that other embodiments can include more or less than those elements shown in FIG. 1 and that the disclosed processes can be implemented in other environments. For example, other embodiments can include a different number of hosts or DSDs.



FIG. 2 depicts a block diagram of DSD 106 according to an embodiment where DSD 106 includes Non-Volatile Memory (NVM) in the form of rotating magnetic disk 150 and Non-Volatile Solid-State Memory (NVSM) 128. In this regard, DSD 106 can be considered a Solid-State Hybrid Drive (SSHD) since it includes both solid-state and disk media. In other embodiments, each of disk 150 or NVSM 128 may be replaced by multiple Hard Disk Drives (HDDs) or multiple Solid-State Drives (SSDs), respectively, so that DSD 106 includes pools of HDDs and/or SSDs.


DSD 106 includes controller 120 which includes circuitry such as one or more processors for executing instructions and can include a microcontroller, a DSP, an ASIC, an FPGA, hard-wired logic, analog circuitry and/or a combination thereof. In one implementation, controller 120 can include a system on a chip (SoC).


Interface 126 is configured to interface DSD 106 with hosts 101 and 102, and may interface according to a standard such as, for example, Ethernet, Serial Advanced Technology Attachment (SATA), PCI express (PCIe), Small Computer System Interface (SCSI), or Serial Attached SCSI (SAS). As will be appreciated by those of ordinary skill in the art, interface 126 can be included as part of controller 120.


In the example of FIG. 2, disk 150 is rotated by a spindle motor (not shown) and head 136 is positioned to read and write data on the surface of disk 150. In more detail, head 136 is connected to the distal end of actuator 130 which is rotated by Voice Coil Motor (VCM) 132 to position head 136 over disk 150 to read or write data in tracks 152. A servo system of controller 120 controls the rotation of disk 150 with SM control signal 33 and controls the position of head 136 using VCM control signal 30.


Besides disk 150, DSD 106 may additionally or alternatively include NVSM 128 for storing data across power cycles. While the description herein refers to solid-state memory generally, it is understood that solid-state memory may comprise one or more of various types of memory devices such as flash integrated circuits, Chalcogenide RAM (C-RAM), Phase Change Memory (PC-RAM or PRAM), Programmable Metallization Cell RAM (PMC-RAM or PMCm), Ovonic Unified Memory (OUM), Resistive RAM (RRAM), NAND memory (e.g., single-level cell (SLC) memory, multi-level cell (MLC) memory, or any combination thereof), NOR memory, EEPROM, Ferroelectric Memory (FeRAM), Magnetoresistive RAM (MRAM), other discrete NVM (non-volatile memory) chips, or any combination thereof.


As shown in FIG. 2, DSD 106 includes volatile memory 140, which can include, for example, a Dynamic Random Access Memory (DRAM). Volatile memory 140 can be used by DSD 106 to temporarily store data. Data stored in volatile memory 140 can include data read from NVM such as disk 150 or NVSM 128, data to be stored in NVM, instructions loaded from firmware 10 for execution by controller 120, and/or data used in executing firmware 10. Volatile memory 140 can also be used to temporarily store data for write commands intended for disk 150. In some embodiments, volatile memory 140 may be wholly or partially substituted by a non-volatile memory such as MRAM.


In the example of FIG. 2, volatile memory 140 also stores Reported Write Command (RWC) log 12. As discussed in more detail below, RWC log 12 can include entries identifying pending write commands reported as completed to host 101 or host 102, but whose data has not yet been stored in NVM such as disk 150 or NVSM 128. Such data may be buffered or cached in volatile memory 140 waiting to be stored on disk 150 or stored in NVSM 128. This can ordinarily allow DSD 106 to defer write commands received from a host until a more beneficial time from a performance perspective of the DSD. Such a mode of deferring write commands can be referred to as a Write Cache Enable (WCE) mode of performing write commands.


Although notifying the host that sent the write command that the data has been stored in NVM can improve the performance of system 100, an unexpected power failure at a DSD can often result in the data for the write command being lost at the DSD. The host may then need to resend its write commands to the DSD to restore the data or perform other recovery measures. In this regard, the host may keep a history of its commands in a memory of the host and may also be protected against power loss by its own battery backup.


As discussed in more detail below, RWC log 12 can be used to speed up or otherwise improve the recovery process performed by a host such as host 101 or host 102 after a power loss has occurred at a DSD such as DSD 106. RWC log 12 can be maintained to persist across power cycles so that the host can use RWC log 12 to determine which write commands were not actually stored in NVM and then only perform recovery actions for those write commands that were reported as complete but whose data was not actually stored in NVM. This can save memory and processing resources of the host during the recovery of the DSD in that the host does not need to read data from the DSD to determine what was actually stored in NVM or resend more write commands than necessary.


The benefit of using RWC log 12 generally increases with the scale of system 100. For example, a relatively large system may have many hosts with thousands of write commands recently sent to hundreds of DSDs. The use of RWC log 12 may significantly reduce the number of recovery actions (e.g., resending write commands or creating new write commands) performed by a host and save a considerable amount of time in recovering from a power loss at a DSD.


In other situations, the host may use RWC log 12 for other functions outside of recovery after a power loss. For example, the host may use RWC log 12 to compare against its own history of commands as part of a synchronization process with the DSD or may use RWC log 12 as a backup of its own history of commands.


Notifying host 101 or host 102 that data for write commands has been stored in NVM before actually storing the data in NVM can generally increase the number of host commands that can be issued by the host in a given period of time and reduce a latency in performing the commands from the perspective of both the DSD. In the example of disk 150, a higher number of pending commands for disk 150 can reduce an overall mechanical latency in performing the commands by using a Rotational Position Optimization (RPO) algorithm that rearranges the order for performing the commands to reduce the movement of head 136 over disk 150 in performing the commands.


In the implementation of FIG. 2, RWC log 12 is stored in volatile memory 140 and can be maintained over power cycles through the use of a power-safe write buffer that transfers RWC log 12 to NVSM 128 when there is an unexpected power loss at DSD 106. The kinetic energy from the rotation of disk 150 can be used to provide power for transferring RWC log 12 to NVSM 128 after a power loss. When a power loss is expected, as in the case of a shutdown process of DSD 106, the data for any pending write commands can be transferred to NVM such as disk 150 or NVSM 128 before powering off.


In other embodiments, RWC log 12 may not be stored in volatile memory 140 during operation of DSD 106. In such embodiments, RWC log 12 can be maintained in NVSM 128 or another non-volatile memory.


The memory reserved for storing RWC log 12 may be sized based on different design criteria. For example, RWC log 12 may be sized to include entries for a maximum number of write commands that can be deferred by DSD 106. In another example, DSD 106 may provide host 101 and host 102 with information concerning a queue depth or a number of commands that can be recorded in RWC log 12 so that the host can throttle the frequency of write commands to DSD 106 if the frequency of write commands would otherwise result in running out of space in RWC log 12. In another implementation, controller 120 of DSD 106 may delay reporting the completion of one or more write commands to a host if RWC log 12 becomes full or is approaching its size limit.


In operation, interface 126 receives host read and write commands from host 101 or host 102 via interface 126 for reading data from and writing data to NVM. In response to a write command from host 101 or host 102, controller 120 may queue the write commands in a command queue and buffer the data to be written for the write commands in volatile memory 140.


For data to be written on disk 150, a read/write channel (not shown) of controller 120 may encode the buffered data into write signal 32 which is provided to head 136 for magnetically writing data on disk 150. Controller 120 can provide VCM control signal 30 to VCM 132 to position head 136 over a particular track 152 for writing the data.


In response to a read command for data stored on disk 150, a servo system of controller 120 positions head 136 over a particular track 152. Controller 120 controls head 136 to magnetically read data stored in the track and to send the read data as read signal 32. A read/write channel of controller 120 can then decode and buffer the data into volatile memory 140 for transmission to host 101 or 102 via interface 126.


For data to be stored in NVSM 128, controller 120 receives data from interface 126 and may buffer the data in volatile memory 140. In one implementation, the data is then encoded into charge values for charging cells (not shown) of NVSM 128 to store the data.


In response to a read command for data stored in NVSM 128, controller 120 in one implementation reads current values for cells in NVSM 128 and decodes the current values into data that can be transferred to host 101 or host 102 via interface 126.


Although FIG. 2 shows an example singular device, the various embodiments described herein are not limited to applications in individual storage devices. In some embodiments, the RWC tracking and related data handling mechanisms can be applied to a server or controller which manages storage tiers including many storage or memory devices, and the tiers can include a cache/buffer tier that corresponds to volatile memory 140 as described above and another storage tier that corresponds to disk 150 and/or NVSM 128 as described above. Thus, a DSD may include such tiers.



FIG. 3 illustrates an example of RWC log 12 according to an embodiment where each of the three rows of RWC log 12 correspond to a different write command that has been reported to a host as completed but whose data has not yet been stored in an NVM (e.g., disk 150 or NVSM 128). In some implementations, RWC log 12 may be its own data structure and in other implementations, RWC log 12 can be included as part of another data structure such as a mapping table for associating logical addresses for data with physical addresses where the data is stored in DSD 106.


In the example of FIG. 3, RWC log 12 indicates a starting logical address (i.e., start Logical Block Address (LBA)) of data for a pending write command that has been reported to a host as having been completed. RWC log 12 also includes a length for the data to be stored for the write command which can refer to a logical address range for the data. In other implementations, the data for the write command may be identified differently such as with a start LBA and an end LBA for the data of the write command.


RWC log 12 may also include an indication of which host sent the write command. In the example of FIG. 3, the initiator column indicates whether the write command was sent by host 101 or by host 102. In one implementation, an initiator can be obtained from a SCSI write command received from the host and then used in RWC log 12 to indicate which host sent the write command. As discussed in more detail below with reference to FIG. 6, the indication of which host sent the write command can be used to send a notification to a specific host after a power loss or can be used by a host to determine which write commands were sent by the host.


In a case where network/bus 103 includes an Ethernet network, RWC log 12 can include a socket identifier in accordance with Transmission Control Protocol/Internet Protocol (TCP/IP). The socket identifier can then be used to indicate the host that sent the write command along with other information included in the socket identifier such as the port address of the host used to send the command, the IP address of the host, the port address where the command was received by the DSD, or the IP address of the DSD.


RWC log 12 in FIG. 3 also includes a completed length for each entry that corresponds to a number of logical blocks or a logical address range of the write command that has been stored in an NVM such as disk 150 or NVSM 128. In the example of FIG. 3, the entries of RWC log 12 are added in the order that the commands are received by DSD 106. The first two write commands at starting LBAs 1,300 and 142 have been completed as indicated by a completed length matching the length for each entry. The last write command starting at LBA 5,008 is partially completed with 300 LBAs out of a total length of 452 LBAs having been stored in NVM. In the event of an unexpected power loss, RWC log 12 would indicate to host 101 that it would only need to recover the last 152 LBAs of the write command starting at LBA 5,008.


In other embodiments, RWC log 12 may include a completion flag or other indicator to indicate that the data for the write command has been stored in NVM. In yet other embodiments, controller 120 may remove an entry (i.e., a row as depicted in FIG. 3) from RWC log 12 after the data for the write command has been stored in NVM.


The creation or ordering of entries in RWC log 12 in order of when corresponding write commands are received can also provide for maintaining coherency of the data during recovery if there have been several write commands to the same LBA. In some implementations, RWC log 12 can include a unique identifier used by the host for each command or a unique identifier based on the data to be written by the write command (e.g., a digital fingerprint calculated using the data for the write command). Such identifiers can be used by a host to determine when a write command was issued or which host issued the write command. In yet other implementations, the socket identifier may be used to determine when a write command was sent or which host sent the write command.


RWC log 12 in FIG. 3 also includes an operation code that can provide more information about the write command. As shown in FIG. 3, some examples of operation codes can include whether the write command was for an extended or long sequential write, a regular write, or whether a verify operation is needed for the command before the command is considered completed. The verification of a write can include reading the data from the NVM after it has been stored in the NVM.


In the case of a “write same” operational code, this can indicate that the data written for the command serves as filler data such as a series of “1”s to fill in an area of the NVM. When recovering data using RWC log 12, recovery can ordinarily be sped up since the host can use this operation code to quickly identify the pattern of filler data.


In other implementations, the operation code may indicate that the write command was for a particular area of NVM such as a “write zone” command where the data for the write command was intended for an entire zone of media such as a group of tracks 152 on disk 150 or an entire block of pages in NVSM 128.


RWC log 12 in other embodiments can include less or different information than that shown in FIG. 3 to keep a record of pending commands that have been reported as completed. For example, in one embodiment RWC log 12 may only include a starting logical address for each pending write command and a length for each pending write command.


Example Processes


FIG. 4 is a flowchart for the maintenance of RWC log 12 by controller 120 executing firmware 10 according to an embodiment. In block 402, controller 120 maintains RWC log 12 to persist over power cycles with entries identifying pending write commands reported as completed but whose data is not yet stored in at least one NVM. In the case where RWC log 12 is stored in volatile memory 140, RWC log 12 can be made power-safe by marking or otherwise flagging RWC log 12 for transfer to an NVM such as NVSM 128 in the event of an unexpected power loss. In other implementations, RWC log 12 can be maintained in an NVM such as NVSM 128 so that it is not necessary to transfer RWC log 12 during an unexpected power loss.


In block 404, controller 120 receives a write command from a host to store data in at least one NVM (e.g., disk 150 or NVSM 128) of DSD 106. As noted above, the host in some implementations can include a smart DSD such that the write command in block 404 could be received from a DSD that acts as a host.


In block 406, controller 120 buffers data for the write command in volatile memory 140 for storage in the at least one NVM. In block 408, controller 120 updates RWC log 12 to account for the write command as a pending write command that has been reported as completed but whose data has not yet been stored in NVM.


In block 410, controller 120 sends an indication back to the host that sent the write command to report completion of the write command before completing storage of the data for the write command in the at least one NVM. As noted above, notifying the host that the write command has been completed ordinarily increases the number of host commands that can be issued in a given period of time. In addition, deferring performance of the write command can improve an overall efficiency of DSD 106 by deferring commands until it would be more beneficial from a performance perspective to perform the command.


In block 412, controller 120 updates or removes a corresponding entry from RWC log 12 after data for the write command is stored in the at least one NVM of DSD 106. With reference to the example of RWC log 12 provided in FIG. 3, controller 120 in block 412 can update the completed length field to indicate that all of the write command has been performed in NVM. In another implementation, RWC log 12 can include a completion status or success field that can be set to a value or flagged to indicate that the command was completed. Such implementations would allow RWC log 12 to retain a history of the command while still allowing a host to determine which write commands were not actually completed by storing data in an NVM.


In other implementations, the entry corresponding to the write command is removed from RWC log 12 after the data for the write command has been stored in NVM. When recovering after a power loss at DSD 106, a host could then compare its history of write commands to the entries in RWC log 12 to determine whether any recovery action would need to be taken such as resending a write command or creating a new write command for the DSD or another DSD. In one example, the host can resend any write commands to DSD 106 if it found an entry for the write command in RWC log 12 since this would mean that the data for the write command had not actually been stored in NVM by the time of the power loss. By using RWC log 12, the recovery time for system 100 can ordinarily be shortened since hosts 101 and 102 can quickly determine which write commands were not stored in NVM, rather than having to read the NVM of DSD 106 or resend all of its write commands that are still in its memory.



FIG. 5 is a flowchart for a power loss process that can be performed by controller 120 executing firmware 10 according to an embodiment where RWC log 12 is maintained in a volatile memory. In block 502, controller 120 maintains RWC log 12 in volatile memory 140.


In block 504, controller 120 determines whether there has been an unexpected power loss. This may involve, for example, controller 120 monitoring a power input of DSD 106 or receiving a signal from a power supply of DSD 106 indicating a loss in power. In situations where the power loss is expected, such as during a shutdown operation of DSD 106, controller 120 can complete any pending writes or otherwise record the pending write commands before shutting down.


In the event of an unexpected power loss in block 504, controller 120 transfers RWC log 12 to an NVM of DSD 106, such as NVSM 128. In one implementation, the rotational energy from the spinning of disk 150 can be used by a servo system of controller 120 to generate electric power for transferring RWC log 12 to NVM. In other implementations, a capacitor or battery may be used to facilitate the transfer of RWC log 12 to NVM.



FIG. 6 is a flowchart for an RWC log check process that can be performed after powering up. The process of FIG. 6 can be performed by controller 120 executing firmware 10 according to one embodiment.


After powering up in block 602, controller 120 checks in block 604 whether RWC log 12 indicates that there are one or more incomplete write commands reported to a host as complete. In an implementation where entries are removed from RWC log 12 after completion of a write command, controller 120 in block 604 may check whether there are any entries in RWC log 12. The presence of entries in RWC log 12 would then indicate that there were pending or incomplete write commands.


In an implementation where a completion or other status indicator (e.g., a flag or a completed length) is used to indicate the completion of a command in RWC log 12, controller 120 would check RWC log 12 for any entries that were not indicated as successfully completed. In the example RWC log 12 of FIG. 3, the last write command at LBA 5,008 is indicated as partially completed based on its completed length field having only 300 LBAs completed out of a total of 452 LBAs for the command.


If RWC log 12 does not indicate that there are any incomplete write commands reported as complete, the process of FIG. 6 ends in block 612. On the other hand, if there are incomplete writes indicated by RWC log 12, controller 120 in block 606 may optionally send a notification to one or more hosts indicating that there is at least one pending write command that was previously reported as complete. The notification may be sent to all of the hosts in the system (e.g., hosts 101 and 102 in system 100 of FIG. 1) or controller 120 may only send the notification to the particular host or hosts that originated the incomplete write command.


The source of the write command may be determined using, for example, a socket identifier or other source indicator as shown in the example of FIG. 3. In some implementations, the notification can include RWC log 12 itself or portions of RWC log 12 so that the host or hosts can determine which write commands were not completed.


In block 608, controller 120 optionally receives one or more requests from one or more hosts in system 100. The request may be received in response to the notification sent in block 606 or may be in response to another indication that there was an unexpected power loss at DSD 106. In one implementation, the request can be for a copy of RWC log 12 to be sent to the host.


In block 610, controller 120 sends at least a portion of RWC log 12 to one or more hosts if it has not already done so as a part of the notification optionally sent in block 606. Controller 120 may send RWC log 12, or a portion thereof, in response to a request received in block 608 or controller 120 may send at least a portion of RWC log 12 on its own initiative. The RWC log check process then ends in block 612.


As noted above, the information maintained in an RWC log can improve and speed up a recovery process performed by a host in system 100 after an unexpected power loss at a DSD. With information on which write commands have actually been stored in NVM, the host can determine which data needs to be restored rather than performing unnecessary recovery measures such as blindly sending a large number of write commands out of an abundance of caution. In addition, the use of source identifiers (e.g., the socket identifier or the initiator shown in FIG. 3) can improve the recovery process when there are multiple hosts by identifying a host that sent an incomplete write command.


Other Embodiments

Those of ordinary skill in the art will appreciate that the various illustrative logical blocks, modules, and processes described in connection with the examples disclosed herein may be implemented as electronic hardware, computer software, or combinations of both. Furthermore, the foregoing processes can be embodied on a computer readable medium which causes a processor or computer to perform or execute certain functions.


To clearly illustrate this interchangeability of hardware and software, various illustrative components, blocks, and modules have been described above generally in terms of their functionality. Whether such functionality is implemented as hardware or software depends upon the particular application and design constraints imposed on the overall system. Those of ordinary skill in the art may implement the described functionality in varying ways for each particular application, but such implementation decisions should not be interpreted as causing a departure from the scope of the present disclosure.


The various illustrative logical blocks, units, modules, and controllers described in connection with the examples disclosed herein may be implemented or performed with a general purpose processor, a digital signal processor (DSP), an application specific integrated circuit (ASIC), a field programmable gate array (FPGA) or other programmable logic device, discrete gate or transistor logic, discrete hardware components, or any combination thereof designed to perform the functions described herein. A general purpose processor may be a microprocessor, but in the alternative, the processor may be any conventional processor, controller, microcontroller, or state machine. A processor may also be implemented as a combination of computing devices, e.g., a combination of a DSP and a microprocessor, a plurality of microprocessors, one or more microprocessors in conjunction with a DSP core, or any other such configuration.


The activities of a method or process described in connection with the examples disclosed herein may be embodied directly in hardware, in a software module executed by a processor, or in a combination of the two. The steps of the method or algorithm may also be performed in an alternate order from those provided in the examples. A software module may reside in RAM memory, flash memory, ROM memory, EPROM memory, EEPROM memory, registers, hard disk, a removable media, an optical media, or any other form of storage medium known in the art. An exemplary storage medium is coupled to the processor such that the processor can read information from, and write information to, the storage medium. In the alternative, the storage medium may be integral to the processor. The processor and the storage medium may reside in an Application Specific Integrated Circuit (ASIC).


The foregoing description of the disclosed example embodiments is provided to enable any person of ordinary skill in the art to make or use the embodiments in the present disclosure. Various modifications to these examples will be readily apparent to those of ordinary skill in the art, and the principles disclosed herein may be applied to other examples without departing from the spirit or scope of the present disclosure. The described embodiments are to be considered in all respects only as illustrative and not restrictive and the scope of the disclosure is, therefore, indicated by the following claims rather than by the foregoing description. All changes which come within the meaning and range of equivalency of the claims are to be embraced within their scope.

Claims
  • 1. A Data Storage Device (DSD), comprising: at least one Non-Volatile Memory (NVM) for storing data;a volatile memory; anda controller configured to: receive a write command from a host to store data in the at least one NVM;buffer the data for the write command in the volatile memory for storage in the at least one NVM;update a reported write command log to account for the write command as a pending write command reported as completed;send an indication to the host reporting completion of the write command before completing storage of the data in the at least one NVM; andwherein after power-up of the DSD, the controller is further configured to:use the reported write command log to determine whether there are any pending write commands reported as completed before power-up of the DSD but whose data is not yet stored in the at least one NVM; andif it is determined that there are one or more pending write commands reported as completed before power-up of the DSD but whose data is not yet stored in the at least one NVM, send a notification to the host indicating at least one pending write command reported as completed.
  • 2. The DSD of claim 1, wherein the controller is further configured to update or remove an entry from the reported write command log after data for a corresponding pending write command reported as completed has been stored in the at least one NVM.
  • 3. The DSD of claim 1, wherein the notification includes at least a portion of the reported write command log.
  • 4. The DSD of claim 1, wherein after sending the notification, the controller is further configured to: receive a request for the reported write command log from the host; andsend the reported write command log to the host in response to the request.
  • 5. The DSD of claim 1, wherein the controller is further configured to: maintain the reported write command log in the volatile memory; andin the event of an unexpected power loss of the DSD, transfer the reported write command log to an NVM of the at least one NVM.
  • 6. The DSD of claim 5, wherein the at least one NVM includes a Non-Volatile Solid-State Memory (NVSM), and wherein the controller is further configured to transfer the reported write command log to the NVSM in the event of an unexpected power loss.
  • 7. The DSD of claim 1, wherein the controller is further configured to maintain the reported write command log in an NVM of the at least one NVM.
  • 8. The DSD of claim 1, wherein each entry of the reported write command log indicates a starting logical address of data for a corresponding pending write command reported as completed.
  • 9. The DSD of claim 1, wherein the reported write command log is maintained to persist over power cycles and includes entries identifying pending write commands reported as completed to one or more hosts but whose data is not yet stored in the at least one NVM.
  • 10. The DSD of claim 9, wherein each entry in the reported write command log indicates a corresponding host that sent a write command associated with the entry.
  • 11. The DSD of claim 1, wherein the controller is further configured to provide the host an indication of a number of write commands that can be recorded in the reported write command log.
  • 12. The DSD of claim 1, wherein the controller is further configured to delay sending the indication to the host reporting completion of the write command if the reported write command log becomes full or approaches a size limit.
  • 13. The DSD of claim 1, wherein the reported write command log indicates a completed portion of the data for the write command that has been stored in the at least one NVM.
  • 14. The DSD of claim 1, wherein the reported write command log includes an operational code indicating at least one of whether the data for the write command serves as repeated filler data to fill an area of the at least one NVM, whether the write command was for an extended sequential write, and whether a write verify operation is required before removing a corresponding entry for the write command from the reported write command log.
  • 15. A method for operating a Data Storage Device (DSD), the method comprising: receiving a write command from a host to store data in at least one Non-Volatile Memory (NVM) of the DSD;buffering the data for the write command in a volatile memory of the DSD for storage in the at least one NVM;updating a reported write command log to account for the write command as a pending write command reported as completed;sending an indication to the host reporting completion of the write command before completing storage of the data in the at least one NVM; andwherein after power-up of the DSD, the method further comprises: using the reported write command log to determine whether there are any pending write commands reported as completed before power-up of the DSD but whose data is not yet stored in the at least one NVM; andif it is determined that there are one or more pending write commands reported as completed before power-up of the DSD but whose data is not yet stored in the at least one NVM, sending a notification to the host indicating at least one pending write command reported as completed.
  • 16. The method of claim 15, further comprising updating or removing an entry from the reported write command log after data for a corresponding pending write command reported as completed has been stored in the at least one NVM.
  • 17. The method of claim 15, wherein the notification includes at least a portion of the reported write command log.
  • 18. The method of claim 15, wherein after sending the notification, the method further comprises: receiving a request for the reported write command log from the host; andsending the reported write command log to the host in response to the request.
  • 19. The method of claim 15, further comprising: maintaining the reported write command log in the volatile memory; andin the event of an unexpected power loss of the DSD, transferring the reported write command log to an NVM of the at least one NVM.
  • 20. The method of claim 19, wherein the at least one NVM includes a Non-Volatile Solid-State Memory (NVSM), and wherein the method further comprises transferring the reported write command log to the NVSM in the event of an unexpected power loss.
  • 21. The method of claim 15, further comprising maintaining the reported write command log in an NVM of the at least one NVM.
  • 22. The method of claim 15, wherein each entry of the reported write command log indicates a starting logical address of data for a corresponding pending write command reported as completed.
  • 23. The method of claim 15, wherein the reported write command log is maintained to persist over power cycles and includes entries identifying pending write commands reported as completed to one or more hosts but whose data is not yet stored in the at least one NVM.
  • 24. The method of claim 23, wherein each entry in the reported write command log indicates a corresponding host that sent a write command associated with the entry.
  • 25. The method of claim 15, further comprising providing the host an indication of a number of write commands that can be recorded in the reported write command log.
  • 26. The method of claim 15, further comprising delaying sending the indication to the host reporting completion of the write command if the reported write command log becomes full or approaches a size limit.
  • 27. The method of claim 15, wherein the reported write command log indicates a completed portion of the data for the write command that has been stored in the at least one NVM.
  • 28. The method of claim 15, wherein the reported write command log includes an operational code indicating at least one of whether the data for the write command serves as repeated filler data to fill an area of the at least one NVM, whether the write command was for an extended sequential write, and whether a write verify operation is required before removing a corresponding entry for the write command from the reported write command log.
  • 29. A non-transitory computer readable medium storing computer executable instructions for operating a Data Storage Device (DSD), wherein when the computer executable instructions are executed by a controller of the DSD, the computer executable instructions cause the controller to: receive a write command from a host to store data in at least one Non-Volatile Memory (NVM) of the DSD;buffer the data for the write command in a volatile memory of the DSD for storage in the at least one NVM;update a reported write command log to account for the write command as a pending write command reported as completed;send an indication to the host reporting completion of the write command before completing storage of the data in the at least one NVM; andwherein after power-up of the DSD, the controller is further configured to: use the reported write command log to determine whether there are any pending write commands reported as completed before power-up of the DSD but whose data is not yet stored in the at least one NVM; andif it is determined that there are one or more pending write commands reported as completed before power-up of the DSD but whose data is not yet stored in the at least one NVM, send a notification to the host indicating at least one pending write command reported as completed.
US Referenced Citations (456)
Number Name Date Kind
6018789 Sokolov et al. Jan 2000 A
6065095 Sokolov et al. May 2000 A
6078452 Kittilson et al. Jun 2000 A
6081447 Lofgren et al. Jun 2000 A
6092149 Hicken et al. Jul 2000 A
6092150 Sokolov et al. Jul 2000 A
6094707 Sokolov et al. Jul 2000 A
6105104 Guttmann et al. Aug 2000 A
6111717 Cloke et al. Aug 2000 A
6145052 Howe et al. Nov 2000 A
6175893 D'Souza et al. Jan 2001 B1
6178056 Cloke et al. Jan 2001 B1
6191909 Cloke et al. Feb 2001 B1
6195218 Guttmann et al. Feb 2001 B1
6205494 Williams Mar 2001 B1
6208477 Cloke et al. Mar 2001 B1
6223303 Billings et al. Apr 2001 B1
6230233 Lofgren et al. May 2001 B1
6246346 Cloke et al. Jun 2001 B1
6249393 Billings et al. Jun 2001 B1
6256695 Williams Jul 2001 B1
6262857 Hull et al. Jul 2001 B1
6263459 Schibilla Jul 2001 B1
6272694 Weaver et al. Aug 2001 B1
6278568 Cloke et al. Aug 2001 B1
6279089 Schibilla et al. Aug 2001 B1
6289484 Rothberg et al. Sep 2001 B1
6292912 Cloke et al. Sep 2001 B1
6310740 Dunbar et al. Oct 2001 B1
6317850 Rothberg Nov 2001 B1
6327106 Rothberg Dec 2001 B1
6337778 Gagne Jan 2002 B1
6369969 Christiansen et al. Apr 2002 B1
6384999 Schibilla May 2002 B1
6388833 Golowka et al. May 2002 B1
6405342 Lee Jun 2002 B1
6408357 Hanmann et al. Jun 2002 B1
6408406 Parris Jun 2002 B1
6411452 Cloke Jun 2002 B1
6411458 Billings et al. Jun 2002 B1
6412083 Rothberg et al. Jun 2002 B1
6415349 Hull et al. Jul 2002 B1
6425128 Krapf et al. Jul 2002 B1
6441981 Cloke et al. Aug 2002 B1
6442328 Elliott et al. Aug 2002 B1
6445524 Nazarian et al. Sep 2002 B1
6449767 Krapf et al. Sep 2002 B1
6453115 Boyle Sep 2002 B1
6470420 Hospodor Oct 2002 B1
6480020 Jung et al. Nov 2002 B1
6480349 Kim et al. Nov 2002 B1
6480932 Vallis et al. Nov 2002 B1
6483986 Krapf Nov 2002 B1
6487032 Cloke et al. Nov 2002 B1
6490635 Holmes Dec 2002 B1
6493173 Kim et al. Dec 2002 B1
6499083 Hamlin Dec 2002 B1
6519104 Cloke et al. Feb 2003 B1
6525892 Dunbar et al. Feb 2003 B1
6545830 Briggs et al. Apr 2003 B1
6546489 Frank, Jr. et al. Apr 2003 B1
6550021 Dalphy et al. Apr 2003 B1
6552880 Dunbar et al. Apr 2003 B1
6553457 Wilkins et al. Apr 2003 B1
6578106 Price Jun 2003 B1
6580573 Hull et al. Jun 2003 B1
6594183 Lofgren et al. Jul 2003 B1
6600620 Krounbi et al. Jul 2003 B1
6601137 Castro et al. Jul 2003 B1
6603622 Christiansen et al. Aug 2003 B1
6603625 Hospodor et al. Aug 2003 B1
6604220 Lee Aug 2003 B1
6606682 Dang et al. Aug 2003 B1
6606714 Thelin Aug 2003 B1
6606717 Yu et al. Aug 2003 B1
6611393 Nguyen et al. Aug 2003 B1
6615312 Hamlin et al. Sep 2003 B1
6639748 Christiansen et al. Oct 2003 B1
6647481 Luu et al. Nov 2003 B1
6654193 Thelin Nov 2003 B1
6657810 Kupferman Dec 2003 B1
6661591 Rothberg Dec 2003 B1
6665772 Hamlin Dec 2003 B1
6687073 Kupferman Feb 2004 B1
6687078 Kim Feb 2004 B1
6687850 Rothberg Feb 2004 B1
6690523 Nguyen et al. Feb 2004 B1
6690882 Hanmann et al. Feb 2004 B1
6691198 Hamlin Feb 2004 B1
6691213 Luu et al. Feb 2004 B1
6691255 Rothberg et al. Feb 2004 B1
6693760 Krounbi et al. Feb 2004 B1
6694477 Lee Feb 2004 B1
6697914 Hospodor et al. Feb 2004 B1
6704153 Rothberg et al. Mar 2004 B1
6708251 Boyle et al. Mar 2004 B1
6710951 Cloke Mar 2004 B1
6711628 Thelin Mar 2004 B1
6711635 Wang Mar 2004 B1
6711660 Milne et al. Mar 2004 B1
6715044 Lofgren et al. Mar 2004 B2
6724982 Hamlin Apr 2004 B1
6725329 Ng et al. Apr 2004 B1
6735650 Rothberg May 2004 B1
6735693 Hamlin May 2004 B1
6744772 Eneboe et al. Jun 2004 B1
6745283 Dang Jun 2004 B1
6751402 Elliott et al. Jun 2004 B1
6757481 Nazarian et al. Jun 2004 B1
6772281 Hamlin Aug 2004 B2
6781826 Goldstone et al. Aug 2004 B1
6782449 Codilian et al. Aug 2004 B1
6791779 Singh et al. Sep 2004 B1
6792486 Hanan et al. Sep 2004 B1
6799274 Hamlin Sep 2004 B1
6811427 Garrett et al. Nov 2004 B2
6826003 Subrahmanyam Nov 2004 B1
6826614 Hanmann et al. Nov 2004 B1
6832041 Boyle Dec 2004 B1
6832929 Garrett et al. Dec 2004 B2
6845405 Thelin Jan 2005 B1
6845427 Atai-Azimi Jan 2005 B1
6850443 Lofgren et al. Feb 2005 B2
6851055 Boyle et al. Feb 2005 B1
6851063 Boyle et al. Feb 2005 B1
6853731 Boyle et al. Feb 2005 B1
6854022 Thelin Feb 2005 B1
6862660 Wilkins et al. Mar 2005 B1
6880043 Castro et al. Apr 2005 B1
6882486 Kupferman Apr 2005 B1
6884085 Goldstone Apr 2005 B1
6888831 Hospodor et al. May 2005 B1
6892217 Hanmann et al. May 2005 B1
6892249 Codilian et al. May 2005 B1
6892313 Codilian et al. May 2005 B1
6895455 Rothberg May 2005 B1
6895500 Rothberg May 2005 B1
6898730 Hanan May 2005 B1
6910099 Wang et al. Jun 2005 B1
6928470 Hamlin Aug 2005 B1
6931439 Hanmann et al. Aug 2005 B1
6934104 Kupferman Aug 2005 B1
6934713 Schwartz et al. Aug 2005 B2
6940873 Boyle et al. Sep 2005 B2
6943978 Lee Sep 2005 B1
6948165 Luu et al. Sep 2005 B1
6950267 Liu et al. Sep 2005 B1
6954733 Ellis et al. Oct 2005 B1
6961814 Thelin et al. Nov 2005 B1
6965489 Lee et al. Nov 2005 B1
6965563 Hospodor et al. Nov 2005 B1
6965966 Rothberg et al. Nov 2005 B1
6967799 Lee Nov 2005 B1
6968422 Codilian et al. Nov 2005 B1
6968450 Rothberg et al. Nov 2005 B1
6973495 Milne et al. Dec 2005 B1
6973570 Hamlin Dec 2005 B1
6976190 Goldstone Dec 2005 B1
6983316 Milne et al. Jan 2006 B1
6986007 Procyk et al. Jan 2006 B1
6986154 Price et al. Jan 2006 B1
6995933 Codilian et al. Feb 2006 B1
6996501 Rothberg Feb 2006 B1
6996669 Dang et al. Feb 2006 B1
7002926 Eneboe et al. Feb 2006 B1
7003674 Hamlin Feb 2006 B1
7006316 Sargenti, Jr. et al. Feb 2006 B1
7009820 Hogg Mar 2006 B1
7023639 Kupferman Apr 2006 B1
7024491 Hanmann et al. Apr 2006 B1
7024549 Luu et al. Apr 2006 B1
7024614 Thelin et al. Apr 2006 B1
7027716 Boyle et al. Apr 2006 B1
7028174 Atai-Azimi et al. Apr 2006 B1
7031902 Catiller Apr 2006 B1
7046465 Kupferman May 2006 B1
7046488 Hogg May 2006 B1
7050252 Vallis May 2006 B1
7054937 Milne et al. May 2006 B1
7055000 Severtson May 2006 B1
7055167 Masters May 2006 B1
7057836 Kupferman Jun 2006 B1
7062398 Rothberg Jun 2006 B1
7075746 Kupferman Jul 2006 B1
7076604 Thelin Jul 2006 B1
7082494 Thelin et al. Jul 2006 B1
7088538 Codilian et al. Aug 2006 B1
7088545 Singh et al. Aug 2006 B1
7092186 Hogg Aug 2006 B1
7095577 Codilian et al. Aug 2006 B1
7099095 Subrahmanyam et al. Aug 2006 B1
7106537 Bennett Sep 2006 B1
7106947 Boyle et al. Sep 2006 B2
7110202 Vasquez Sep 2006 B1
7111116 Boyle et al. Sep 2006 B1
7114029 Thelin Sep 2006 B1
7120737 Thelin Oct 2006 B1
7120806 Codilian et al. Oct 2006 B1
7126776 Warren, Jr. et al. Oct 2006 B1
7129763 Bennett et al. Oct 2006 B1
7133600 Boyle Nov 2006 B1
7136244 Rothberg Nov 2006 B1
7146094 Boyle Dec 2006 B1
7149046 Coker et al. Dec 2006 B1
7150036 Milne et al. Dec 2006 B1
7155616 Hamlin Dec 2006 B1
7171108 Masters et al. Jan 2007 B1
7171110 Wilshire Jan 2007 B1
7194576 Boyle Mar 2007 B1
7200698 Rothberg Apr 2007 B1
7205805 Bennett Apr 2007 B1
7206497 Boyle et al. Apr 2007 B1
7215496 Kupferman et al. May 2007 B1
7215771 Hamlin May 2007 B1
7237054 Cain et al. Jun 2007 B1
7240161 Boyle Jul 2007 B1
7249365 Price et al. Jul 2007 B1
7263709 Krapf Aug 2007 B1
7274639 Codilian et al. Sep 2007 B1
7274659 Hospodor Sep 2007 B2
7275116 Hanmann et al. Sep 2007 B1
7280302 Masiewicz Oct 2007 B1
7292774 Masters et al. Nov 2007 B1
7292775 Boyle et al. Nov 2007 B1
7296284 Price et al. Nov 2007 B1
7302501 Cain et al. Nov 2007 B1
7302579 Cain et al. Nov 2007 B1
7318088 Mann Jan 2008 B1
7319806 Willner et al. Jan 2008 B1
7325244 Boyle et al. Jan 2008 B2
7330323 Singh et al. Feb 2008 B1
7346790 Klein Mar 2008 B1
7366641 Masiewicz et al. Apr 2008 B1
7369340 Dang et al. May 2008 B1
7369343 Yeo et al. May 2008 B1
7372650 Kupferman May 2008 B1
7380147 Sun May 2008 B1
7392340 Dang et al. Jun 2008 B1
7404013 Masiewicz Jul 2008 B1
7406545 Rothberg et al. Jul 2008 B1
7415571 Hanan Aug 2008 B1
7436610 Thelin Oct 2008 B1
7437502 Coker Oct 2008 B1
7440214 Ell et al. Oct 2008 B1
7451344 Rothberg Nov 2008 B1
7471483 Ferris et al. Dec 2008 B1
7471486 Coker et al. Dec 2008 B1
7486060 Bennett Feb 2009 B1
7496493 Stevens Feb 2009 B1
7518819 Yu et al. Apr 2009 B1
7523319 Challener et al. Apr 2009 B2
7526184 Parkinen et al. Apr 2009 B1
7539924 Vasquez et al. May 2009 B1
7543117 Hanan Jun 2009 B1
7551383 Kupferman Jun 2009 B1
7562282 Rothberg Jul 2009 B1
7577973 Kapner, III et al. Aug 2009 B1
7596797 Kapner, III et al. Sep 2009 B1
7599139 Bombet et al. Oct 2009 B1
7610445 Manus Oct 2009 B1
7619841 Kupferman Nov 2009 B1
7647544 Masiewicz Jan 2010 B1
7649704 Bombet et al. Jan 2010 B1
7653927 Kapner, III et al. Jan 2010 B1
7656603 Xing Feb 2010 B1
7656763 Jin et al. Feb 2010 B1
7657149 Boyle Feb 2010 B2
7672072 Boyle et al. Mar 2010 B1
7673075 Masiewicz Mar 2010 B1
7688540 Mei et al. Mar 2010 B1
7724461 McFadyen et al. May 2010 B1
7725584 Hanmann et al. May 2010 B1
7730295 Lee Jun 2010 B1
7760458 Trinh Jul 2010 B1
7768776 Szeremeta et al. Aug 2010 B1
7804657 Hogg et al. Sep 2010 B1
7813954 Price et al. Oct 2010 B1
7827320 Stevens Nov 2010 B1
7839588 Dang et al. Nov 2010 B1
7843660 Yeo Nov 2010 B1
7852596 Boyle et al. Dec 2010 B2
7859782 Lee Dec 2010 B1
7872822 Rothberg Jan 2011 B1
7898756 Wang Mar 2011 B1
7898762 Guo et al. Mar 2011 B1
7900037 Fallone et al. Mar 2011 B1
7907364 Boyle et al. Mar 2011 B2
7929234 Boyle et al. Apr 2011 B1
7933087 Tsai et al. Apr 2011 B1
7933090 Jung et al. Apr 2011 B1
7934030 Sargenti, Jr. et al. Apr 2011 B1
7940491 Szeremeta et al. May 2011 B2
7944639 Wang May 2011 B1
7945727 Rothberg et al. May 2011 B2
7949564 Hughes et al. May 2011 B1
7974029 Tsai et al. Jul 2011 B2
7974039 Xu et al. Jul 2011 B1
7982993 Tsai et al. Jul 2011 B1
7984200 Bombet et al. Jul 2011 B1
7990648 Wang Aug 2011 B1
7992179 Kapner, III et al. Aug 2011 B1
8004785 Tsai et al. Aug 2011 B1
8006027 Stevens et al. Aug 2011 B1
8014094 Jin Sep 2011 B1
8014977 Masiewicz et al. Sep 2011 B1
8019914 Vasquez et al. Sep 2011 B1
8040625 Boyle et al. Oct 2011 B1
8078943 Lee Dec 2011 B1
8079045 Krapf et al. Dec 2011 B2
8082433 Fallone et al. Dec 2011 B1
8085487 Jung et al. Dec 2011 B1
8089719 Dakroub Jan 2012 B1
8090902 Bennett et al. Jan 2012 B1
8090906 Blaha et al. Jan 2012 B1
8091112 Elliott et al. Jan 2012 B1
8094396 Zhang et al. Jan 2012 B1
8094401 Peng et al. Jan 2012 B1
8116020 Lee Feb 2012 B1
8116025 Chan et al. Feb 2012 B1
8134793 Vasquez et al. Mar 2012 B1
8134798 Thelin et al. Mar 2012 B1
8139301 Li et al. Mar 2012 B1
8139310 Hogg Mar 2012 B1
8144419 Liu Mar 2012 B1
8145452 Masiewicz et al. Mar 2012 B1
8149528 Suratman et al. Apr 2012 B1
8154812 Boyle et al. Apr 2012 B1
8159768 Miyamura Apr 2012 B1
8161328 Wilshire Apr 2012 B1
8164849 Szeremeta et al. Apr 2012 B1
8174780 Tsai et al. May 2012 B1
8190575 Ong et al. May 2012 B1
8194338 Zhang Jun 2012 B1
8194340 Boyle et al. Jun 2012 B1
8194341 Boyle Jun 2012 B1
8201066 Wang Jun 2012 B1
8271692 Dinh et al. Sep 2012 B1
8279550 Hogg Oct 2012 B1
8281218 Ybarra et al. Oct 2012 B1
8285923 Stevens Oct 2012 B2
8289656 Huber Oct 2012 B1
8305705 Roohr Nov 2012 B1
8307156 Codilian et al. Nov 2012 B1
8310775 Boguslawski et al. Nov 2012 B1
8315006 Chahwan et al. Nov 2012 B1
8316263 Gough et al. Nov 2012 B1
8320067 Tsai et al. Nov 2012 B1
8324974 Bennett Dec 2012 B1
8332695 Dalphy et al. Dec 2012 B2
8341337 Ong et al. Dec 2012 B1
8350628 Bennett Jan 2013 B1
8356184 Meyer et al. Jan 2013 B1
8370683 Ryan Feb 2013 B1
8375225 Ybarra Feb 2013 B1
8375274 Bonke Feb 2013 B1
8380922 DeForest et al. Feb 2013 B1
8390948 Hogg Mar 2013 B2
8390952 Szeremeta Mar 2013 B1
8392689 Lott Mar 2013 B1
8407393 Yolar et al. Mar 2013 B1
8413010 Vasquez et al. Apr 2013 B1
8417566 Price et al. Apr 2013 B2
8421663 Bennett Apr 2013 B1
8422172 Dakroub et al. Apr 2013 B1
8427771 Tsai Apr 2013 B1
8429343 Tsai Apr 2013 B1
8433937 Wheelock et al. Apr 2013 B1
8433977 Vasquez et al. Apr 2013 B1
8458526 Dalphy et al. Jun 2013 B2
8462466 Huber Jun 2013 B2
8467151 Huber Jun 2013 B1
8489841 Strecke et al. Jul 2013 B1
8493679 Boguslawski et al. Jul 2013 B1
8498074 Mobley et al. Jul 2013 B1
8499198 Messenger et al. Jul 2013 B1
8512049 Huber et al. Aug 2013 B1
8514506 Li et al. Aug 2013 B1
8531791 Reid et al. Sep 2013 B1
8554741 Malina Oct 2013 B1
8560759 Boyle et al. Oct 2013 B1
8565053 Chung Oct 2013 B1
8576511 Coker et al. Nov 2013 B1
8578100 Huynh et al. Nov 2013 B1
8578242 Burton et al. Nov 2013 B1
8589773 Wang et al. Nov 2013 B1
8593753 Anderson Nov 2013 B1
8595432 Vinson et al. Nov 2013 B1
8599510 Fallone Dec 2013 B1
8601248 Thorsted Dec 2013 B2
8611032 Champion et al. Dec 2013 B2
8612650 Carrie et al. Dec 2013 B1
8612706 Madril et al. Dec 2013 B1
8612798 Tsai Dec 2013 B1
8619383 Jung et al. Dec 2013 B1
8621115 Bombet et al. Dec 2013 B1
8621133 Boyle Dec 2013 B1
8626463 Stevens et al. Jan 2014 B2
8630052 Jung et al. Jan 2014 B1
8630056 Ong Jan 2014 B1
8631188 Heath et al. Jan 2014 B1
8634158 Chahwan et al. Jan 2014 B1
8635412 Wilshire Jan 2014 B1
8640007 Schulze Jan 2014 B1
8654619 Cheng Feb 2014 B1
8661193 Cobos et al. Feb 2014 B1
8667248 Neppalli Mar 2014 B1
8670205 Malina et al. Mar 2014 B1
8683295 Syu et al. Mar 2014 B1
8683457 Hughes et al. Mar 2014 B1
8687306 Coker et al. Apr 2014 B1
8693133 Lee et al. Apr 2014 B1
8694841 Chung et al. Apr 2014 B1
8699159 Malina Apr 2014 B1
8699171 Boyle Apr 2014 B1
8699172 Gunderson et al. Apr 2014 B1
8699175 Olds et al. Apr 2014 B1
8699185 Teh et al. Apr 2014 B1
8700850 Lalouette Apr 2014 B1
8743502 Bonke et al. Jun 2014 B1
8749910 Dang et al. Jun 2014 B1
8751699 Tsai et al. Jun 2014 B1
8755141 Dang Jun 2014 B1
8755143 Wilson et al. Jun 2014 B2
8756361 Carlson et al. Jun 2014 B1
8756382 Carlson et al. Jun 2014 B1
8756458 Post et al. Jun 2014 B2
8769593 Schwartz et al. Jul 2014 B1
8773802 Anderson et al. Jul 2014 B1
8780478 Huynh et al. Jul 2014 B1
8782334 Boyle et al. Jul 2014 B1
8793532 Tsai et al. Jul 2014 B1
8797669 Burton Aug 2014 B1
8799977 Kapner, III et al. Aug 2014 B1
8819375 Pruett et al. Aug 2014 B1
8825976 Jones Sep 2014 B1
8825977 Syu et al. Sep 2014 B1
9336132 Aron May 2016 B1
20030056060 Hertz Mar 2003 A1
20040078508 Rivard Apr 2004 A1
20060179381 Durica et al. Aug 2006 A1
20080120470 Dhamankar May 2008 A1
20090031083 Willis Jan 2009 A1
20090113702 Hogg May 2009 A1
20100306551 Meyer et al. Dec 2010 A1
20110208933 Selfin Aug 2011 A1
20110226729 Hogg Sep 2011 A1
20120063255 Nakazumi Mar 2012 A1
20120159042 Lott et al. Jun 2012 A1
20120275050 Wilson et al. Nov 2012 A1
20120281963 Krapf et al. Nov 2012 A1
20120324980 Nguyen et al. Dec 2012 A1
20130042156 Srinivasan Feb 2013 A1
20140201424 Chen et al. Jul 2014 A1
20150155044 Yin Jun 2015 A1
20150261674 Wei Sep 2015 A1
20160026537 Mizuno Jan 2016 A1