Multi Level Memory Technology

Organization

Reno, NV, US

Organizations

Please log in for detailed analytics

Patents Grantslast 30 patents

Information Patent Grant
Erasing storage nodes in a bi-directional nonvolatile memory cell
- Patent number 6,914,820
- Issue date Jul 5, 2005
- Multi Level Memory Technology
- Sau Ching Wong
- G11 - INFORMATION STORAGE
Information Patent Grant
Bit line reference circuits for binary and multiple-bit-per-cell me...
- Patent number 6,906,951
- Issue date Jun 14, 2005
- Multi Level Memory Technology
- Sau-Ching Wong
- G11 - INFORMATION STORAGE
Information Patent Grant
Parallel programming of multiple-bit-per-cell memory cells on a con...
- Patent number 6,882,567
- Issue date Apr 19, 2005
- Multi Level Memory Technology
- Sau-Ching Wong
- G11 - INFORMATION STORAGE
Information Patent Grant
Refresh operations that change address mappings in a non-volatile m...
- Patent number 6,856,568
- Issue date Feb 15, 2005
- Multi Level Memory Technology
- Sau-Ching Wong
- G11 - INFORMATION STORAGE
Information Patent Grant
Accessing individual storage nodes in a bi-directional nonvolatile...
- Patent number 6,826,084
- Issue date Nov 30, 2004
- Multi Level Memory Technology
- Sau Ching Wong
- G11 - INFORMATION STORAGE
Information Patent Grant
Non-volatile memory operations that change a mapping between physic...
- Patent number 6,754,128
- Issue date Jun 22, 2004
- Multi Level Memory Technology
- Sau Ching Wong
- G11 - INFORMATION STORAGE
Information Patent Grant
Bi-directional floating gate nonvolatile memory
- Patent number 6,747,896
- Issue date Jun 8, 2004
- Multi Level Memory Technology
- Sau Ching Wong
- G11 - INFORMATION STORAGE
Information Patent Grant
Sectorless flash memory architecture
- Patent number 6,662,263
- Issue date Dec 9, 2003
- Multi Level Memory Technology
- Sau C. Wong
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Flash memory array partitioning architectures
- Patent number 6,614,685
- Issue date Sep 2, 2003
- Multi Level Memory Technology
- Sau Ching Wong
- G11 - INFORMATION STORAGE
Information Patent Grant
Contactless flash memory with buried diffusion bit/virtual ground l...
- Patent number 6,570,810
- Issue date May 27, 2003
- Multi Level Memory Technology
- Sau Ching Wong
- G11 - INFORMATION STORAGE
Information Patent Grant
Multi-bit-per-cell memory system with numbers of bits per cell set...
- Patent number 6,558,967
- Issue date May 6, 2003
- Multi Level Memory Technology
- Sau-Ching Wong
- G11 - INFORMATION STORAGE
Information Patent Grant
Data management for multi-bit-per-cell memories
- Patent number 6,532,556
- Issue date Mar 11, 2003
- Multi Level Memory Technology
- Sau Ching Wong
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Dynamic refresh that changes the physical storage locations of data...
- Patent number 6,522,586
- Issue date Feb 18, 2003
- Multi Level Memory Technology
- Sau Ching Wong
- G11 - INFORMATION STORAGE
Information Patent Grant
Contactless flash memory with shared buried diffusion bit line arch...
- Patent number 6,480,422
- Issue date Nov 12, 2002
- Multi Level Memory Technology
- Sau Ching Wong
- G11 - INFORMATION STORAGE
Information Patent Grant
Data coding for multi-bit-per-cell memories having variable numbers...
- Patent number 6,466,476
- Issue date Oct 15, 2002
- Multi Level Memory Technology
- Sau Ching Wong
- G11 - INFORMATION STORAGE
Information Patent Grant
Flash memory with dynamic refresh
- Patent number 6,396,744
- Issue date May 28, 2002
- Multi Level Memory Technology
- Sau Ching Wong
- G11 - INFORMATION STORAGE
Information Patent Grant
Multi-bit-cell non-volatile memory with maximized data capacity
- Patent number 6,363,008
- Issue date Mar 26, 2002
- Multi Level Memory Technology
- Sau-Ching Wong
- G11 - INFORMATION STORAGE
Information Patent Grant
High bandwidth multi-level flash memory using dummy memory accesses...
- Patent number 6,330,185
- Issue date Dec 11, 2001
- Multi Level Memory Technology
- Sau C. Wong
- G11 - INFORMATION STORAGE
Information Patent Grant
High bandwidth flash memory that selects programming parameters acc...
- Patent number 6,278,633
- Issue date Aug 21, 2001
- Multi Level Memory Technology
- Sau C. Wong
- G11 - INFORMATION STORAGE
Information Patent Grant
Read and write operations using constant row line voltage and varia...
- Patent number 6,259,627
- Issue date Jul 10, 2001
- Multi Level Memory Technology
- Sau Ching Wong
- G11 - INFORMATION STORAGE

Please log in for detailed analytics

Patents Applicationslast 30 patents

Information Patent Application
Flash memory array partitioning architectures
- Publication number 20030035322
- Publication date Feb 20, 2003
- Multi Level Memory Technology, Inc.
- Sau Ching Wong
- G11 - INFORMATION STORAGE

Please log in for detailed analytics

Trademarklast 30 trademarks

Information Trademark
76057270 - IMAGE FLASH
- Serial number 76057270
- Filing date May 22, 2000
- Multi Level Memory Technology
- 9 - Scientific, nautical, surveying, photographic, cinematographic, optical, weighing, measuring, signalling, checking (supervision), life-saving and teaching apparatus and instruments
Information Trademark
76016895 - MIXED SIGNAL FLASH
- Serial number 76016895
- Filing date Apr 3, 2000
- Multi Level Memory Technology
- 9 - Scientific, nautical, surveying, photographic, cinematographic, optical, weighing, measuring, signalling, checking (supervision), life-saving and teaching apparatus and instruments
Information Trademark
76017657 - MULTI PURPOSE FLASH
- Serial number 76017657
- Filing date Apr 3, 2000
- Multi Level Memory Technology
- 9 - Scientific, nautical, surveying, photographic, cinematographic, optical, weighing, measuring, signalling, checking (supervision), life-saving and teaching apparatus and instruments
Information Trademark
76017658 - DUAL MODE FLASH
- Serial number 76017658
- Filing date Apr 3, 2000
- Multi Level Memory Technology
- 9 - Scientific, nautical, surveying, photographic, cinematographic, optical, weighing, measuring, signalling, checking (supervision), life-saving and teaching apparatus and instruments
Information Trademark
76012183 - MULTI LEVEL FLASH
- Serial number 76012183
- Filing date Mar 28, 2000
- Multi Level Memory Technology
- 9 - Scientific, nautical, surveying, photographic, cinematographic, optical, weighing, measuring, signalling, checking (supervision), life-saving and teaching apparatus and instruments
Information Trademark
76012184 - MLM
- Serial number 76012184
- Registration number 2592491
- Filing date Mar 28, 2000
- Multi Level Memory Technology
- 9 - Scientific, nautical, surveying, photographic, cinematographic, optical, weighing, measuring, signalling, checking (supervision), life-saving and teaching apparatus and instruments
Information Trademark
76012185 - MULTI BIT PER CELL
- Serial number 76012185
- Filing date Mar 28, 2000
- Multi Level Memory Technology
- 9 - Scientific, nautical, surveying, photographic, cinematographic, optical, weighing, measuring, signalling, checking (supervision), life-saving and teaching apparatus and instruments
Information Trademark
75838716 - MULTI LEVEL MEMORY
- Serial number 75838716
- Registration number 2629472
- Filing date Nov 1, 1999
- Multi Level Memory Technology
- 9 - Scientific, nautical, surveying, photographic, cinematographic, optical, weighing, measuring, signalling, checking (supervision), life-saving and teaching apparatus and instruments

Multi Level Memory Technology

Organization

Patents Grantslast 30 patents

Erasing storage nodes in a bi-directional nonvolatile memory cell

Bit line reference circuits for binary and multiple-bit-per-cell me...

Parallel programming of multiple-bit-per-cell memory cells on a con...

Refresh operations that change address mappings in a non-volatile m...

Accessing individual storage nodes in a bi-directional nonvolatile...

Non-volatile memory operations that change a mapping between physic...

Bi-directional floating gate nonvolatile memory

Sectorless flash memory architecture

Flash memory array partitioning architectures

Contactless flash memory with buried diffusion bit/virtual ground l...

Multi-bit-per-cell memory system with numbers of bits per cell set...

Data management for multi-bit-per-cell memories

Dynamic refresh that changes the physical storage locations of data...

Contactless flash memory with shared buried diffusion bit line arch...

Data coding for multi-bit-per-cell memories having variable numbers...

Flash memory with dynamic refresh

Multi-bit-cell non-volatile memory with maximized data capacity

High bandwidth multi-level flash memory using dummy memory accesses...

High bandwidth flash memory that selects programming parameters acc...

Read and write operations using constant row line voltage and varia...

Patents Applicationslast 30 patents

Flash memory array partitioning architectures

Trademarklast 30 trademarks

76057270 - IMAGE FLASH

76016895 - MIXED SIGNAL FLASH

76017657 - MULTI PURPOSE FLASH

76017658 - DUAL MODE FLASH

76012183 - MULTI LEVEL FLASH

76012184 - MLM

76012185 - MULTI BIT PER CELL

75838716 - MULTI LEVEL MEMORY