SILICON ACCESS NETWORKS, INC

Organization

SAN JOSE, CA, US

Organizations

Please log in for detailed analytics

Patents Grantslast 30 patents

Information Patent Grant
Method and apparatus for priority resolution
- Patent number 6,769,005
- Issue date Jul 27, 2004
- Silicon Access Networks
- Michael Ott
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Method and system for range matching
- Patent number 6,742,105
- Issue date May 25, 2004
- Silicon Access Networks
- Michael L. Ott
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
2T dual-port DRAM in a pure logic process with non-destructive read...
- Patent number 6,452,834
- Issue date Sep 17, 2002
- Silicon Access Networks
- Subramani Kengeri
- G11 - INFORMATION STORAGE
Information Patent Grant
Statistics counter overflow content addressable memory (CAM) and me...
- Patent number 6,449,214
- Issue date Sep 10, 2002
- Silicon Access Networks
- David W. Carr
- G11 - INFORMATION STORAGE
Information Patent Grant
Loadless NMOS four transistor SRAM cell
- Patent number 6,434,040
- Issue date Aug 13, 2002
- Silicon Access Networks
- Tae Hyoung Kim
- G11 - INFORMATION STORAGE
Information Patent Grant
Compact load-less static ternary CAM
- Patent number 6,411,538
- Issue date Jun 25, 2002
- Silicon Access Networks
- Subramani Kengeri
- G11 - INFORMATION STORAGE
Information Patent Grant
Charge shared match line differential generation for CAM
- Patent number 6,343,029
- Issue date Jan 29, 2002
- Silicon Access Networks, Inc.
- Subramani Kengeri
- G11 - INFORMATION STORAGE
Information Patent Grant
DRAM based refresh-free ternary CAM
- Patent number 6,331,961
- Issue date Dec 18, 2001
- Silicon Access Networks, Inc.
- Subramani Kengeri
- G11 - INFORMATION STORAGE
Information Patent Grant
Structure and method of a column redundancy memory
- Patent number 6,327,197
- Issue date Dec 4, 2001
- Silicon Access Networks, Inc.
- Juhan Kim
- G11 - INFORMATION STORAGE
Information Patent Grant
Structure and method of an encoded ternary content addressable memo...
- Patent number 6,288,922
- Issue date Sep 11, 2001
- Silicon Access Networks, Inc.
- Hing Wong
- G11 - INFORMATION STORAGE
Information Patent Grant
Parallel test circuit and method for wide input/output DRAM
- Patent number 6,262,928
- Issue date Jul 17, 2001
- Silicon Access Networks, Inc.
- Juhan Kim
- G11 - INFORMATION STORAGE
Information Patent Grant
Pseudo dual-port DRAM for simultaneous read/write access
- Patent number 6,259,634
- Issue date Jul 10, 2001
- Silicon Access Networks, Inc.
- Subramani Kengeri
- G11 - INFORMATION STORAGE
Information Patent Grant
Read zero DRAM
- Patent number 6,240,008
- Issue date May 29, 2001
- Silicon Access Networks, Inc.
- Subramani Kengeri
- G11 - INFORMATION STORAGE

Please log in for detailed analytics

Trademarklast 30 trademarks

Information Trademark
78016589 - IFLOW
- Serial number 78016589
- Filing date Jul 13, 2000
- Silicon Access Networks, Inc.
- 9 - Scientific, nautical, surveying, photographic, cinematographic, optical, weighing, measuring, signalling, checking (supervision), life-saving and teaching apparatus and instruments
Information Trademark
78001887 - SILICON ACCESS NETWORKS
- Serial number 78001887
- Registration number 2664562
- Filing date Mar 30, 2000
- Silicon AccessTechnology, Inc.
- 9 - Scientific, nautical, surveying, photographic, cinematographic, optical, weighing, measuring, signalling, checking (supervision), life-saving and teaching apparatus and instruments

SILICON ACCESS NETWORKS, INC

Organization

Patents Grantslast 30 patents

Method and apparatus for priority resolution

Method and system for range matching

2T dual-port DRAM in a pure logic process with non-destructive read...

Statistics counter overflow content addressable memory (CAM) and me...

Loadless NMOS four transistor SRAM cell

Compact load-less static ternary CAM

Charge shared match line differential generation for CAM

DRAM based refresh-free ternary CAM

Structure and method of a column redundancy memory

Structure and method of an encoded ternary content addressable memo...

Parallel test circuit and method for wide input/output DRAM

Pseudo dual-port DRAM for simultaneous read/write access

Read zero DRAM

Trademarklast 30 trademarks

78016589 - IFLOW

78001887 - SILICON ACCESS NETWORKS