Storage Technology Partners

Organization

Louisville, CO, US

Organizations

Please log in for detailed analytics

Patents Grantslast 30 patents

Information Patent Grant
System for parallel power supplies
- Patent number 4,618,779
- Issue date Oct 21, 1986
- Storage Technology Partners
- Nathan Wiscombe
- G05 - CONTROLLING REGULATING
Information Patent Grant
Delay testing method for CMOS LSI and VLSI integrated circuits
- Patent number 4,587,480
- Issue date May 6, 1986
- Storage Technology Partners
- John J. Zasio
- G11 - INFORMATION STORAGE
Information Patent Grant
Apparatus for feeding wire to a wire bonding mechanism
- Patent number 4,572,421
- Issue date Feb 25, 1986
- Storage Technology Partners
- Paul Hug
- B23 - MACHINE TOOLS METAL-WORKING NOT OTHERWISE PROVIDED FOR
Information Patent Grant
Coupling arm for transmitting linear motion
- Patent number 4,569,248
- Issue date Feb 11, 1986
- Storage Technology Partners
- Paul Hug
- B23 - MACHINE TOOLS METAL-WORKING NOT OTHERWISE PROVIDED FOR
Information Patent Grant
Integrated circuit package removal
- Patent number 4,561,584
- Issue date Dec 31, 1985
- Storage Technology Partners
- Paul Hug
- B23 - MACHINE TOOLS METAL-WORKING NOT OTHERWISE PROVIDED FOR
Information Patent Grant
System for detecting and correcting errors in a CMOS computer system
- Patent number 4,553,236
- Issue date Nov 12, 1985
- Storage Technology Partners
- John J. Zasio
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Scannable asynchronous/synchronous CMOS latch
- Patent number 4,540,903
- Issue date Sep 10, 1985
- Storage Technology Partners
- Laurence H. Cooke
- G11 - INFORMATION STORAGE
Information Patent Grant
Solder wave apparatus and method
- Patent number 4,526,313
- Issue date Jul 2, 1985
- Storage Technology Partners
- Paul Hug
- B23 - MACHINE TOOLS METAL-WORKING NOT OTHERWISE PROVIDED FOR
Information Patent Grant
Reduction of contact resistance in CMOS integrated circuit chips an...
- Patent number 4,516,145
- Issue date May 7, 1985
- Storage Technology Partners
- Jenq S. Chang
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Test fixture for providing electrical access to each I/O pin of a V...
- Patent number 4,504,783
- Issue date Mar 12, 1985
- Storage Technology Partners
- John Zasio
- G01 - MEASURING TESTING
Information Patent Grant
CMOS scannable latch
- Patent number 4,495,629
- Issue date Jan 22, 1985
- Storage Technology Partners
- John J. Zasio
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
CMOS LSI and VLSI chips having internal delay testing capability
- Patent number 4,495,628
- Issue date Jan 22, 1985
- Storage Technology Partners
- John J. Zasio
- G11 - INFORMATION STORAGE
Information Patent Grant
Electron beam exposure system
- Patent number 4,482,810
- Issue date Nov 13, 1984
- Storage Technology Partners
- Larry Cooke
- B82 - NANO-TECHNOLOGY
Information Patent Grant
Alignment apparatus and method for mounting LSI and VLSI packages t...
- Patent number 4,479,298
- Issue date Oct 30, 1984
- Storage Technology Partners
- Paul Hug
- H05 - ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
Information Patent Grant
Self-aligning process for placing a barrier metal over the source a...
- Patent number 4,478,679
- Issue date Oct 23, 1984
- Storage Technology Partners
- Jenq-Sian Chang
- H01 - BASIC ELECTRIC ELEMENTS

Storage Technology Partners

Organization

Patents Grantslast 30 patents

System for parallel power supplies

Delay testing method for CMOS LSI and VLSI integrated circuits

Apparatus for feeding wire to a wire bonding mechanism

Coupling arm for transmitting linear motion

Integrated circuit package removal

System for detecting and correcting errors in a CMOS computer system

Scannable asynchronous/synchronous CMOS latch

Solder wave apparatus and method

Reduction of contact resistance in CMOS integrated circuit chips an...

Test fixture for providing electrical access to each I/O pin of a V...

CMOS scannable latch

CMOS LSI and VLSI chips having internal delay testing capability

Electron beam exposure system

Alignment apparatus and method for mounting LSI and VLSI packages t...

Self-aligning process for placing a barrier metal over the source a...