Aparna Ramachandran

Follow

Person

Santa Clara, CA, US

People

Patents Grantslast 30 patents

Information Patent Grant
Combined power mesh transition and signal overpass/underpass
- Patent number 8,269,333
- Issue date Sep 18, 2012
- Oracle America, Inc.
- Aparna Ramachandran
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Generating different delay ratios for a strobe delay
- Patent number 7,109,767
- Issue date Sep 19, 2006
- Sun Microsystems, Inc.
- Brian W. Amick
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Digital delay locked loop with extended phase capture range
- Patent number 7,107,475
- Issue date Sep 12, 2006
- Sun Microsystems, Inc.
- Brian Amick
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Methods and circuits for balancing bitline precharge
- Patent number 6,940,771
- Issue date Sep 6, 2005
- Sun Microsystems, Inc.
- Shree Kant
- G11 - INFORMATION STORAGE
Information Patent Grant
Low power memory design with asymmetric bit line driver
- Patent number 6,707,721
- Issue date Mar 16, 2004
- Sun Microsystems, Inc.
- Gajendra Singh
- G11 - INFORMATION STORAGE
Information Patent Grant
High performance address decode technique for arrays
- Patent number 6,646,951
- Issue date Nov 11, 2003
- Sun Microsystems, Inc.
- Shree Kant
- G11 - INFORMATION STORAGE

Patents Applicationslast 30 patents

Information Patent Application
COMBINED POWER MESH TRANSITION AND SIGNAL OVERPASS/UNDERPASS
- Publication number 20110147915
- Publication date Jun 23, 2011
- SUN MICROSYSTEMS, INC.
- Aparna Ramachandran
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
Methods and circuits for balancing bitline precharge
- Publication number 20040151044
- Publication date Aug 5, 2004
- SUN MICROSYSTEMS, INC.
- Shree Kant
- G11 - INFORMATION STORAGE
Information Patent Application
Low power memory design with asymmetric bit line driver
- Publication number 20030174535
- Publication date Sep 18, 2003
- Gajendra Singh
- G11 - INFORMATION STORAGE
Information Patent Application
High performance address decode technique for arrays
- Publication number 20030076732
- Publication date Apr 24, 2003
- Shree Kant
- G11 - INFORMATION STORAGE