Membership
Tour
Register
Log in
Hai-Jo Tarn
Follow
Person
Saratoga, CA, US
People
Overview
Industries
Organizations
People
Information
Impact
Patents Grants
last 30 patents
Information
Patent Grant
Hybrid architecture for LDPC channel coding in data center
Patent number
10,263,644
Issue date
Apr 16, 2019
Xilinx, Inc.
Raied N. Mazahreh
G06 - COMPUTING CALCULATING COUNTING
Information
Patent Grant
System and method for computing log likelihood ratios
Patent number
9,967,057
Issue date
May 8, 2018
Xilinx, Inc.
Nihat E. Tunali
H04 - ELECTRIC COMMUNICATION TECHNIQUE
Information
Patent Grant
Efficient low error-floor LDPC codes
Patent number
9,667,276
Issue date
May 30, 2017
Xilinx, Inc.
Nihat E. Tunali
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Grant
Minimum mean square error processing
Patent number
9,047,240
Issue date
Jun 2, 2015
Xilinx, Inc.
Raied N. Mazahreh
H04 - ELECTRIC COMMUNICATION TECHNIQUE
Information
Patent Grant
Minimum mean square error processing
Patent number
9,047,241
Issue date
Jun 2, 2015
Xilinx, Inc.
Raied N. Mazahreh
H04 - ELECTRIC COMMUNICATION TECHNIQUE
Information
Patent Grant
Circuitry and method for forward error correction
Patent number
9,009,577
Issue date
Apr 14, 2015
Xilinx, Inc.
Hai-Jo Tarn
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Grant
Parallel encoding for non-binary linear block code
Patent number
8,949,703
Issue date
Feb 3, 2015
Xilinx, Inc.
Kalyana Krishnan
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Grant
Circuitry for parallel decoding of data blocks
Patent number
8,875,001
Issue date
Oct 28, 2014
Xilinx, Inc.
Raied N. Mazahreh
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Grant
Circuit and method for parallel decoding
Patent number
8,667,377
Issue date
Mar 4, 2014
Xilinx, Inc.
Raied N. Mazahreh
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Grant
Minimum mean square error processing
Patent number
8,620,984
Issue date
Dec 31, 2013
Xilinx, Inc.
Raied N. Mazahreh
H04 - ELECTRIC COMMUNICATION TECHNIQUE
Information
Patent Grant
Multiple-input multiple-output (MIMO) decoding with subcarrier grou...
Patent number
8,416,841
Issue date
Apr 9, 2013
Xilinx, Inc.
Hai-Jo Tarn
H04 - ELECTRIC COMMUNICATION TECHNIQUE
Information
Patent Grant
Overflow resistant, fixed precision, bit optimized systolic array f...
Patent number
8,406,334
Issue date
Mar 26, 2013
Xilinx, Inc.
Raghavendar M. Rao
H04 - ELECTRIC COMMUNICATION TECHNIQUE
Information
Patent Grant
Method of and circuit for accessing a memory of a trellis decoder
Patent number
7,793,200
Issue date
Sep 7, 2010
Xilinx, Inc.
Hemang Maheshkumar Parekh
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Grant
Method of and circuit for buffering data
Patent number
7,669,017
Issue date
Feb 23, 2010
Xilinx, Inc.
Hemang Maheshkumar Parekh
G06 - COMPUTING CALCULATING COUNTING
Information
Patent Grant
Reordering each array in a sequence of arrays
Patent number
7,610,453
Issue date
Oct 27, 2009
Xilinx, Inc.
Hemang Maheshkumar Parekh
G06 - COMPUTING CALCULATING COUNTING
Information
Patent Grant
Crest factor reduction for use in a multiband transmitter
Patent number
7,313,373
Issue date
Dec 25, 2007
Xilinx, Inc.
Navid Laskharian
H04 - ELECTRIC COMMUNICATION TECHNIQUE
Patents Applications
last 30 patents
Information
Patent Application
PARALLEL ENCODING FOR NON-BINARY LINEAR BLOCK CODE
Publication number
20130254639
Publication date
Sep 26, 2013
Xilinx, Inc.
Kalyana Krishnan
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Application
MINIMUM MEAN SQUARE ERROR PROCESSING
Publication number
20130144926
Publication date
Jun 6, 2013
Xilinx, Inc.
Raied N. Mazahreh
G06 - COMPUTING CALCULATING COUNTING
Information
Patent Application
MINIMUM MEAN SQUARE ERROR PROCESSING
Publication number
20130138712
Publication date
May 30, 2013
Xilinx, Inc.
Raied N. Mazahreh
G06 - COMPUTING CALCULATING COUNTING
Information
Patent Application
MINIMUM MEAN SQUARE ERROR PROCESSING
Publication number
20110125819
Publication date
May 26, 2011
Xilinx, Inc.
Raied N. Mazahreh
G06 - COMPUTING CALCULATING COUNTING