Hideyuki Asakawa

Person

  • Tokyo, JP

Patents Grantslast 30 patents

  • Information Patent Grant

    PLL (Phase-Locked Loop) circuit

    • Patent number 7,050,520
    • Issue date May 23, 2006
    • NEC Corporation
    • Hideyuki Asakawa
    • H03 - BASIC ELECTRONIC CIRCUITRY

Patents Applicationslast 30 patents

  • Information Patent Application

    Ring network system

    • Publication number 20030223380
    • Publication date Dec 4, 2003
    • NEC Corporation
    • Hideyuki Asakawa
    • H04 - ELECTRIC COMMUNICATION TECHNIQUE
  • Information Patent Application

    PLL (Phase-Locked Loop) circuit

    • Publication number 20020181640
    • Publication date Dec 5, 2002
    • Hideyuki Asakawa
    • H03 - BASIC ELECTRONIC CIRCUITRY