TREA

Hitesh Rastogi

Follow

Person

  • San Jose, CA, US
People

Patents Grantslast 30 patents

Patents Applicationslast 30 patents

  • Information Patent Application

    PACKET FORWARDING
    • Publication number 20120201242
    • Publication date Aug 9, 2012
    • Intel Corporation
    • Muraleedhara Herur Navada
    • H04 - ELECTRIC COMMUNICATION TECHNIQUE
  • Information Patent Application

    PACKET FLOW CONTROL
    • Publication number 20090175168
    • Publication date Jul 9, 2009
    • Intel Corporation
    • Manoj K. Wadekar
    • H04 - ELECTRIC COMMUNICATION TECHNIQUE
  • Information Patent Application

    Packet flow control
    • Publication number 20060221831
    • Publication date Oct 5, 2006
    • Intel Corporation
    • Manoj K. Wadekar
    • H04 - ELECTRIC COMMUNICATION TECHNIQUE
  • Information Patent Application

    Integrated circuit capable of transmitting probe packets across a s...
    • Publication number 20060146723
    • Publication date Jul 6, 2006
    • Muraleedhara Herur Navada
    • H04 - ELECTRIC COMMUNICATION TECHNIQUE
  • Information Patent Application

    Integrated circuit capable of routing multicast data packets using...
    • Publication number 20060072571
    • Publication date Apr 6, 2006
    • Muraleedhara Herur Navada
    • H04 - ELECTRIC COMMUNICATION TECHNIQUE
  • Information Patent Application

    Exception packet forwarding
    • Publication number 20050198362
    • Publication date Sep 8, 2005
    • Muraleedhara Herur Navada
    • H04 - ELECTRIC COMMUNICATION TECHNIQUE
  • Information Patent Application

    Packet forwarding
    • Publication number 20050141496
    • Publication date Jun 30, 2005
    • Muraleedhara Herur Navada
    • H04 - ELECTRIC COMMUNICATION TECHNIQUE
  • Information Patent Application

    Method and system for a multi-level memory
    • Publication number 20030223415
    • Publication date Dec 4, 2003
    • Rahul Saxena
    • H04 - ELECTRIC COMMUNICATION TECHNIQUE
  • Information Patent Application

    Method and system to synchronize a multi-level memory
    • Publication number 20030223447
    • Publication date Dec 4, 2003
    • Rahul Saxena
    • H04 - ELECTRIC COMMUNICATION TECHNIQUE