Membership
Tour
Register
Log in
J. George Janac
Follow
Person
Cupertino, CA, US
People
Overview
Industries
Organizations
People
Information
Impact
Patents Applications
last 30 patents
Information
Patent Application
Method of optimizing IC logic performance by static timing based pa...
Publication number
20070234266
Publication date
Oct 4, 2007
Chao-Chiang Chen
G06 - COMPUTING CALCULATING COUNTING