Membership
Tour
Register
Log in
Janardhanan Pathangi Narasimhan
Follow
Person
Santa Clara, CA, US
People
Overview
Industries
Organizations
People
Information
Impact
Patents Grants
last 30 patents
Information
Patent Grant
N-node link aggregation group (LAG) systems that can support variou...
Patent number
9,628,375
Issue date
Apr 18, 2017
Dell Products L.P.
Janardhanan Pathangi Narasimhan
H04 - ELECTRIC COMMUNICATION TECHNIQUE
Information
Patent Grant
N-node systems and methods for link aggregation groups (LAG)
Patent number
9,614,727
Issue date
Apr 4, 2017
Dell Products L.P.
Mohnish Anumala
H04 - ELECTRIC COMMUNICATION TECHNIQUE
Patents Applications
last 30 patents
Information
Patent Application
N-NODE VIRTUAL LINK TRUNKING (VLT) SUPPORTING ARBITRARY TOPOLOGIES
Publication number
20160234100
Publication date
Aug 11, 2016
Dell Products L.P.
Janardhanan Pathangi Narasimhan
H04 - ELECTRIC COMMUNICATION TECHNIQUE
Information
Patent Application
N-NODE SYSTEMS AND METHODS FOR LINK AGGREGRATION GROUPS (LAG)
Publication number
20160149759
Publication date
May 26, 2016
Dell Products L.P.
Mohnish Anumala
H04 - ELECTRIC COMMUNICATION TECHNIQUE