Membership
Tour
Register
Log in
Jeff Jing Yuen Chan
Follow
Person
Vancouver, CA
People
Overview
Industries
Organizations
People
Information
Impact
Patents Grants
last 30 patents
Information
Patent Grant
VLAN-aware clock synchronization
Patent number
11,870,555
Issue date
Jan 9, 2024
Arista Networks, Inc.
Harold Fong
H04 - ELECTRIC COMMUNICATION TECHNIQUE
Information
Patent Grant
VLAN-aware clock synchronization
Patent number
11,502,767
Issue date
Nov 15, 2022
Arista Networks, Inc.
Harold Fong
H04 - ELECTRIC COMMUNICATION TECHNIQUE
Information
Patent Grant
Precision time protocol with multi-chassis link aggregation groups
Patent number
11,502,766
Issue date
Nov 15, 2022
Arista Networks, Inc.
Petr Budnik
H04 - ELECTRIC COMMUNICATION TECHNIQUE
Information
Patent Grant
VLAN-aware clock hierarchy
Patent number
11,184,097
Issue date
Nov 23, 2021
Arista Networks, Inc.
Harold Fong
H04 - ELECTRIC COMMUNICATION TECHNIQUE
Information
Patent Grant
Management message loop detection in precision time protocol
Patent number
11,070,303
Issue date
Jul 20, 2021
Arista Networks, Inc.
Jeff Jing Yuen Chan
H04 - ELECTRIC COMMUNICATION TECHNIQUE
Patents Applications
last 30 patents
Information
Patent Application
Systems and Methods for Managing Network Switches
Publication number
20230353489
Publication date
Nov 2, 2023
Arista Networks, Inc.
Aaron Payment
G06 - COMPUTING CALCULATING COUNTING
Information
Patent Application
PRECISION TIME PROTOCOL WITH MULTI-CHASSIS LINK AGGREGATION GROUPS
Publication number
20230092840
Publication date
Mar 23, 2023
Arista Networks, Inc.
Petr Budnik
H04 - ELECTRIC COMMUNICATION TECHNIQUE
Information
Patent Application
VLAN-Aware Clock Synchronization
Publication number
20230042925
Publication date
Feb 9, 2023
Arista Networks, Inc.
Harold Fong
H04 - ELECTRIC COMMUNICATION TECHNIQUE
Information
Patent Application
PRECISION TIME PROTOCOL WITH MULTI-CHASSIS LINK AGGREGATION GROUPS
Publication number
20210328697
Publication date
Oct 21, 2021
Arista Networks, Inc.
Petr Budnik
H04 - ELECTRIC COMMUNICATION TECHNIQUE
Information
Patent Application
MANAGEMENT MESSAGE LOOP DETECTION IN PRECISION TIME PROTOCOL
Publication number
20210152267
Publication date
May 20, 2021
Arista Networks, Inc.
Jeff Jing Yuen Chan
H04 - ELECTRIC COMMUNICATION TECHNIQUE
Information
Patent Application
VLAN-Aware Clock Hierarchy
Publication number
20210050927
Publication date
Feb 18, 2021
Arista Networks, Inc.
Harold Fong
H04 - ELECTRIC COMMUNICATION TECHNIQUE
Information
Patent Application
VLAN-Aware Clock Synchronization
Publication number
20210050988
Publication date
Feb 18, 2021
Arista Networks, Inc.
Harold Fong
H04 - ELECTRIC COMMUNICATION TECHNIQUE