Kin-Kee Sit

Follow

Person

Sunnyvale, CA, US

People

Patents Grantslast 30 patents

Information Patent Grant
Multi-chip structure having configurable network-on-chip
- Patent number 10,505,548
- Issue date Dec 10, 2019
- Xilinx, Inc.
- Ian A. Swarbrick
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Apparatus and method for scheduling threads in multi-threading proc...
- Patent number 8,205,204
- Issue date Jun 19, 2012
- Intel Corporation
- Ken Shoemaker
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Domino circuit with disable feature
- Patent number 7,592,840
- Issue date Sep 22, 2009
- Intel Corporation
- Kin Yip Sit
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Apparatus and method for scheduling threads in multi-threading proc...
- Patent number 7,500,240
- Issue date Mar 3, 2009
- Intel Corporation
- Ken Shoemaker
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Masking parity information associated with a ternary content addres...
- Patent number 7,152,140
- Issue date Dec 19, 2006
- Intel Corporation
- Kin Yip Sit
- G06 - COMPUTING CALCULATING COUNTING

Patents Applicationslast 30 patents

Information Patent Application
MULTI-CHIP STRUCTURE HAVING CONFIGURABLE NETWORK-ON-CHIP
- Publication number 20190363717
- Publication date Nov 28, 2019
- Xilinx, Inc.
- Ian A. Swarbrick
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
APPARATUS AND METHOD FOR SCHEDULING THREADS IN MULTI-THREADING PROC...
- Publication number 20090144525
- Publication date Jun 4, 2009
- Intel Corporation
- Ken Shoemaker
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
DOMINO CIRCUIT WITH DISABLE FEATURE
- Publication number 20080106302
- Publication date May 8, 2008
- Kin Yip Sit
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Application
Parity check for ternary content addressable memory
- Publication number 20040260868
- Publication date Dec 23, 2004
- Kin Yip Sit
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Apparatus and method for scheduling threads in multi-threading proc...
- Publication number 20030135711
- Publication date Jul 17, 2003
- Intel Corporation
- Ken Shoemaker
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Method and apparatus for distributed processor dispersal logic
- Publication number 20020087833
- Publication date Jul 4, 2002
- James S. Burns
- G06 - COMPUTING CALCULATING COUNTING