TREA

Niranjan A. Puttaswamy

Follow

Person

  • Santa Clara, CA, US
People

Patents Grantslast 30 patents

Patents Applicationslast 30 patents

  • Information Patent Application

    DETERMINING CHARGE ON A FACIAL-TRACKING SENSOR
    • Publication number 20230418368
    • Publication date Dec 28, 2023
    • Microsoft Technology Licensing, LLC
    • Charles Walter BOECKER
    • G06 - COMPUTING CALCULATING COUNTING
  • Information Patent Application

    MICRO-LED DISPLAY
    • Publication number 20230335048
    • Publication date Oct 19, 2023
    • Microsoft Technology Licensing, LLC
    • Charles Walter BOECKER
    • G09 - EDUCATION CRYPTOGRAPHY DISPLAY ADVERTISING SEALS
  • Information Patent Application

    MICRO-LED DISPLAY
    • Publication number 20230215342
    • Publication date Jul 6, 2023
    • Microsoft Technology Licensing, LLC
    • Charles Walter BOECKER
    • G09 - EDUCATION CRYPTOGRAPHY DISPLAY ADVERTISING SEALS
  • Information Patent Application

    EYE TRACKING IMAGER WITH GATED DETECTORS RECEIVING A SPECULAR REFLE...
    • Publication number 20230004217
    • Publication date Jan 5, 2023
    • Microsoft Technology Licensing, LLC
    • Niranjan Achugundla PUTTASWAMY
    • G06 - COMPUTING CALCULATING COUNTING
  • Information Patent Application

    LASER DIODE DRIVER BREAK-DOWN PROTECTION SCHEME
    • Publication number 20220166188
    • Publication date May 26, 2022
    • Microsoft Technology Licensing, LLC
    • Chang Joon PARK
    • H01 - BASIC ELECTRIC ELEMENTS
  • Information Patent Application

    DYNAMIC SUPPLY VOLTAGE CONTROL CIRCUIT FOR LASER DIODE
    • Publication number 20190157839
    • Publication date May 23, 2019
    • Microsoft Technology Licensing, LLC
    • Algird Michael Gudaitis
    • H04 - ELECTRIC COMMUNICATION TECHNIQUE
  • Information Patent Application

    LASER DIODE PRIMING TO REDUCE LATENCY
    • Publication number 20190123512
    • Publication date Apr 25, 2019
    • Microsoft Technology Licensing, LLC
    • Algird Michael GUDAITIS
    • G02 - OPTICS
  • Information Patent Application

    TIMING CONSTRAINT MERGING IN HIERARCHICAL SOC DESIGNS
    • Publication number 20090271750
    • Publication date Oct 29, 2009
    • NXP B.V.
    • Judith Richardson
    • G06 - COMPUTING CALCULATING COUNTING