-
-
-
-
-
-
Vertical DRAM cell and method
-
Patent number 5,102,817
-
Issue date Apr 7, 1992
-
Texas Instruments Incorporated
-
Pallab K. Chatterjee
-
H01 - BASIC ELECTRIC ELEMENTS
-
-
-
-
-
Vertical inverter circuit
-
Patent number 4,810,906
-
Issue date Mar 7, 1989
-
Texas Instruments Inc.
-
Ashwin H. Shah
-
H01 - BASIC ELECTRIC ELEMENTS
-
-
Vertical inverter
-
Patent number 4,740,826
-
Issue date Apr 26, 1988
-
Texas Instruments Incorporated
-
Pallab K. Chatterjee
-
H01 - BASIC ELECTRIC ELEMENTS
-
-
dRAM cell and array
-
Patent number 4,683,486
-
Issue date Jul 28, 1987
-
Texas Instruments Incorporated
-
Pallab K. Chatterjee
-
H01 - BASIC ELECTRIC ELEMENTS
-
Vertical DRAM cell and method
-
Patent number 4,673,962
-
Issue date Jun 16, 1987
-
Texas Instruments Incorporated
-
Pallab K. Chatterjee
-
H01 - BASIC ELECTRIC ELEMENTS
-
Memory with configuration RAM
-
Patent number 4,604,727
-
Issue date Aug 5, 1986
-
Texas Instruments Incorporated
-
Ashwin H. Shah
-
G06 - COMPUTING CALCULATING COUNTING
-
-
Self-aligned stacked CMOS
-
Patent number 4,554,572
-
Issue date Nov 19, 1985
-
Texas Instruments Incorporated
-
Pallab K. Chatterjee
-
H01 - BASIC ELECTRIC ELEMENTS
-
Contactless tite RAM
-
Patent number 4,545,034
-
Issue date Oct 1, 1985
-
Texas Instruments Incorporated
-
Pallab Chatterjee
-
G11 - INFORMATION STORAGE
-
-
-
-
-
-
-
-
-
-