Membership
Tour
Register
Log in
Ramakrishna K. Tanikella
Follow
Person
Boulder, CO, US
People
Overview
Industries
Organizations
People
Information
Impact
Patents Grants
last 30 patents
Information
Patent Grant
Methods of implementing and modeling interconnect lines at optional...
Patent number
8,001,511
Issue date
Aug 16, 2011
Xilinx, Inc.
Trevor J. Bauer
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Grant
Methods of initializing routing structures in integrated circuits
Patent number
7,743,175
Issue date
Jun 22, 2010
Xilinx, Inc.
Steven P. Young
G06 - COMPUTING CALCULATING COUNTING
Information
Patent Grant
Structures and methods to avoiding hold time violations in a progra...
Patent number
7,548,089
Issue date
Jun 16, 2009
Xilinx, Inc.
Trevor J. Bauer
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Grant
Methods of implementing and modeling interconnect lines at optional...
Patent number
7,451,421
Issue date
Nov 11, 2008
Xilinx, Inc.
Trevor J. Bauer
G06 - COMPUTING CALCULATING COUNTING
Information
Patent Grant
Interconnect driver circuits for dynamic logic
Patent number
7,382,157
Issue date
Jun 3, 2008
Xilinx, Inc.
Steven P. Young
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Grant
Structures and methods for avoiding hold time violations in a progr...
Patent number
7,312,631
Issue date
Dec 25, 2007
Xilinx, Inc.
Trevor J. Bauer
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Grant
Integrated circuit interconnect structure having reduced coupling b...
Patent number
7,199,610
Issue date
Apr 3, 2007
Xilinx, Inc.
Steven P. Young
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Grant
Six-input look-up table and associated memory control circuitry for...
Patent number
7,075,332
Issue date
Jul 11, 2006
Xilinx, Inc.
Steven P. Young
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Grant
Six-input look-up table for use in a field programmable gate array
Patent number
7,061,271
Issue date
Jun 13, 2006
Xilinx, Inc.
Steven P. Young
G06 - COMPUTING CALCULATING COUNTING
Information
Patent Grant
Structures and methods of testing interconnect structures in progra...
Patent number
6,933,747
Issue date
Aug 23, 2005
Xilinx, Inc.
Trevor J. Bauer
G01 - MEASURING TESTING