Robert J. Lutz

Person

  • Chippewa Falls, WI, US

Patents Grantslast 30 patents

Patents Applicationslast 30 patents

  • Information Patent Application

    PARASITIC IMPEDANCE ESTIMATION IN CIRCUIT LAYOUT

    • Publication number 20080016478
    • Publication date Jan 17, 2008
    • Cray Inc.
    • Robert J. Lutz
    • G06 - COMPUTING CALCULATING COUNTING
  • Information Patent Application

    Boolean gate definition

    • Publication number 20040003367
    • Publication date Jan 1, 2004
    • Cray Inc.
    • Robert J. Lutz
    • G06 - COMPUTING CALCULATING COUNTING
  • Information Patent Application

    Transistor level verilog

    • Publication number 20040002846
    • Publication date Jan 1, 2004
    • Cray Inc.
    • Robert J. Lutz
    • G06 - COMPUTING CALCULATING COUNTING