Toshiyuki Majima

Follow

Person

Yokohama, JP

People

Patents Grantslast 30 patents

Information Patent Grant
Fabrication method of semiconductor integrated circuit device
- Patent number 7,901,958
- Issue date Mar 8, 2011
- Renesas Electronics Corporation
- Masayoshi Okamoto
- G01 - MEASURING TESTING

Patents Applicationslast 30 patents

Information Patent Application
FABRICATION METHOD OF SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
- Publication number 20110175634
- Publication date Jul 21, 2011
- Masayoshi Okamoto
- G01 - MEASURING TESTING
Information Patent Application
FABRICATION METHOD OF SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
- Publication number 20110136272
- Publication date Jun 9, 2011
- Masayoshi Okamoto
- G01 - MEASURING TESTING
Information Patent Application
FABRICATION METHOD OF SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
- Publication number 20100304510
- Publication date Dec 2, 2010
- Masayoshi Okamoto
- G01 - MEASURING TESTING
Information Patent Application
FABRICATION METHOD OF SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
- Publication number 20080020498
- Publication date Jan 24, 2008
- Masayoshi Okamoto
- G01 - MEASURING TESTING
Information Patent Application
Fabrication method of semiconductor integrated circuit device
- Publication number 20050093565
- Publication date May 5, 2005
- Masayoshi Okamoto
- G01 - MEASURING TESTING