Vyankatesh Gupta

Follow

Person

Manchester, NH, US

People

Patents Grantslast 30 patents

Information Patent Grant
Method and apparatus for eliminating bit disturbance errors in non-...
- Patent number 11,327,882
- Issue date May 10, 2022
- ALLEGRO MICROSYSTEMS, LLC
- Muhammed Sarwar
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Method and apparatus for eliminating EEPROM bit-disturb
- Patent number 11,170,858
- Issue date Nov 9, 2021
- ALLEGRO MICROSYSTEMS, LLC
- Muhammad Sarwar
- G11 - INFORMATION STORAGE

Patents Applicationslast 30 patents

Information Patent Application
METHOD AND APPARATUS FOR ELIMINATING EEPROM BIT-DISTURB
- Publication number 20210295932
- Publication date Sep 23, 2021
- ALLEGRO MICROSYSTEMS, LLC
- Muhammad Sarwar
- G01 - MEASURING TESTING
Information Patent Application
METHOD AND APPARATUS FOR ELIMINATING BIT DISTURBANCE ERRORS IN NON-...
- Publication number 20210240606
- Publication date Aug 5, 2021
- ALLEGRO MICROSYSTEMS, LLC
- Muhammed Sarwar
- G06 - COMPUTING CALCULATING COUNTING