TREA

Wei Pan

Follow

Person

  • Santa Clara, CA, US
People

Patents Grantslast 30 patents

  • Information Patent Grant

    Latency scheduling mehanism
    • Patent number 10,691,430
    • Issue date Jun 23, 2020
    • Intel Corporation
    • Wei Pan
    • G06 - COMPUTING CALCULATING COUNTING

Patents Applicationslast 30 patents

  • Information Patent Application

    LATENCY SCHEDULING MECHANISM
    • Publication number 20200065073
    • Publication date Feb 27, 2020
    • Intel Corporation
    • WEI PAN
    • G06 - COMPUTING CALCULATING COUNTING
  • Information Patent Application

    Fusion of SIMD Processing Units
    • Publication number 20190265973
    • Publication date Aug 29, 2019
    • Intel Corporation
    • Subramaniam Maiyuran
    • G06 - COMPUTING CALCULATING COUNTING