Yushi Okuno

Follow

Person

Kanagawa, JP

People

Patents Grantslast 30 patents

Information Patent Grant
Method for designing a semiconductor integrated circuit layout capa...
- Patent number 7,844,934
- Issue date Nov 30, 2010
- Renesas Electronics Corporation
- Yusaku Ono
- G06 - COMPUTING CALCULATING COUNTING

Patents Applicationslast 30 patents

Information Patent Application
Through-current power table, method of generating thereof and metho...
- Publication number 20080270089
- Publication date Oct 30, 2008
- NEC Electronics Corporation
- Yushi Okuno
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Method for designing semiconductor integrated circuit layout
- Publication number 20070124714
- Publication date May 31, 2007
- Renesas Technology Corp.
- Yusaku Ono
- G06 - COMPUTING CALCULATING COUNTING